{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:12:10Z","timestamp":1763467930107,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642038686"},{"type":"electronic","value":"9783642038693"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-03869-3_17","type":"book-chapter","created":{"date-parts":[[2009,8,22]],"date-time":"2009-08-22T04:04:48Z","timestamp":1250913888000},"page":"149-161","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["A Methodology to Characterize Critical Section Bottlenecks in DSM Multiprocessors"],"prefix":"10.1007","author":[{"given":"Benjam\u00edn","family":"Sahelices","sequence":"first","affiliation":[]},{"given":"Pablo","family":"Ib\u00e1\u00f1ez","sequence":"additional","affiliation":[]},{"given":"V\u00edctor","family":"Vi\u00f1als","sequence":"additional","affiliation":[]},{"given":"J. M.","family":"Llaber\u00eda","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"17_CR1","unstructured":"Fern\u00e1ndez, R., Garc\u00eda, J.: rsim x86:a cost-effective performance simulator. In: Proc. 19th European Conference on Modelling and Simulation ECMS (2005)"},{"key":"17_CR2","doi-asserted-by":"crossref","unstructured":"Pai, V., Ranganathan, P., Adve, S.: rsim reference manual version 1.0. Technical report 9705, Dept. Electrical and Computer Eng., Rice University (1997)","DOI":"10.1145\/271014.271015"},{"issue":"6","key":"17_CR3","doi-asserted-by":"publisher","first-page":"818","DOI":"10.1109\/TPDS.2007.1058","volume":"18","author":"J. Marathe","year":"2007","unstructured":"Marathe, J., Mueller, F.: Source-code-correlated cache coherence characterization of openmp benchmarks. IEEE Transactions on Parallel and Distributed Systems\u00a018(6), 818\u2013834 (2007)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"17_CR4","unstructured":"Eggers, S.J., Jeremiassen, T.: Eliminating false sharing. In: Proc. Int. Conf. Parallel Processing, vol.\u00a0I, pp. 377\u2013381 (1991)"},{"key":"17_CR5","doi-asserted-by":"crossref","unstructured":"Kagi, A., Burger, D., Goodman, J.: Efficient synchronization: let them eat qolb. In: Proc. 24th ISCA, pp. 170\u2013180 (1997)","DOI":"10.1145\/384286.264166"},{"issue":"6","key":"17_CR6","doi-asserted-by":"publisher","first-page":"651","DOI":"10.1109\/12.286299","volume":"43","author":"J. Torrellas","year":"1994","unstructured":"Torrellas, J., Lam, M., Hennessy, J.: False sharing and spatial locality in multiprocessor caches. IEEE Trans. Computers\u00a043(6), 651\u2013663 (1994)","journal-title":"IEEE Trans. Computers"},{"key":"17_CR7","unstructured":"Gharachorloo, K., Gupta, A., Hennessy, J.: Two techniques to enhance the performance of memory consistency models. In: Proc. ICPP, pp. 355\u2013364 (1991)"},{"key":"17_CR8","doi-asserted-by":"crossref","unstructured":"Michael, M., Nanda, A.: Design and performance of directory caches for scalable shared memory multiprocessors. In: Proc. 5th HPCA (1999)","DOI":"10.1109\/HPCA.1999.744354"},{"key":"17_CR9","unstructured":"Woodacre, M., Robb, D., Roe, D., Feind, K.: The SGI altix 3000 global shared-memory architecture. White paper silicon graphics inc., SGI (2003)"},{"issue":"1","key":"17_CR10","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/71.80120","volume":"1","author":"T. Anderson","year":"1990","unstructured":"Anderson, T.: The performance of spin lock alternatives for shared-memory multiprocessors. IEEE Trans. Parallel and Distrib. Systems\u00a01(1), 6\u201316 (1990)","journal-title":"IEEE Trans. Parallel and Distrib. Systems"},{"issue":"6","key":"17_CR11","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/2.55501","volume":"23","author":"G. Graunke","year":"1990","unstructured":"Graunke, G., Thakkar, S.: Synchronization algorithms for shared memory multiprocessors. IEEE Computer\u00a023(6), 60\u201369 (1990)","journal-title":"IEEE Computer"},{"issue":"1","key":"17_CR12","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1145\/103727.103729","volume":"9","author":"J. Mellor-Crummey","year":"1991","unstructured":"Mellor-Crummey, J., Scott, M.: Algorithms for scalable synchronization on shared memory multiprocessors. ACM Trans. Computer Systems\u00a09(1), 21\u201365 (1991)","journal-title":"ACM Trans. Computer Systems"},{"key":"17_CR13","doi-asserted-by":"crossref","unstructured":"Laudon, J., Lenoski, D.: The sgi origin: A cc-numa highly scalable server. In: Proc. 24th ISCA (1997)","DOI":"10.1145\/264107.264206"},{"key":"17_CR14","doi-asserted-by":"crossref","unstructured":"Woo, S., et al.: The splash-2 programs: Characterization and methodological considerations. In: Proc. 22th ISCA, pp. 24\u201336 (1995)","DOI":"10.1145\/225830.223990"},{"key":"17_CR15","doi-asserted-by":"crossref","unstructured":"Acacio, M., Gonz\u00e1lez, J., Garc\u00eda, J., Duato, J.: Owner prediction for accelerating cache-to-cache transfer misses in a cc-numa architecture. In: Proc. 16th Int. Conf. on Supercomputing (2002)","DOI":"10.1109\/SC.2002.10063"},{"key":"17_CR16","doi-asserted-by":"crossref","unstructured":"Browne, S., Dongarra, J., Garner, N., London, K., Mucci, P.: A scalable cross-platform infrastructure for application performance tuning using hardware counters. In: ACM\/IEEE Supercomputing Conference, p. 42 (2000)","DOI":"10.1109\/SC.2000.10029"},{"key":"17_CR17","doi-asserted-by":"crossref","unstructured":"De Rose, L., Reed, D.: Svpablo: A multi-language architecture-independent performance analysis system. In: Int. Conf. Parallel Processing, pp. 311\u2013318 (1999)","DOI":"10.1109\/ICPP.1999.797417"},{"key":"17_CR18","doi-asserted-by":"crossref","unstructured":"Mellor-Crummey, J., Fowler, R., Whalley, D.: Tools for application-oriented performance tuning. In: Proc. 15th Int. Conf. Supercomput, pp. 154\u2013165 (2001)","DOI":"10.1145\/377792.377826"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2009 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-03869-3_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T20:33:19Z","timestamp":1739305999000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-03869-3_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642038686","9783642038693"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-03869-3_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}