{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T05:49:44Z","timestamp":1742968184009,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642038686"},{"type":"electronic","value":"9783642038693"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-03869-3_23","type":"book-chapter","created":{"date-parts":[[2009,8,22]],"date-time":"2009-08-22T04:04:48Z","timestamp":1250913888000},"page":"216-227","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A Buffer Space Optimal Solution for Re-establishing the Packet Order in a MPSoC Network Processor"],"prefix":"10.1007","author":[{"given":"Daniela","family":"Genius","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alix","family":"Munier Kordon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Khouloud","family":"Zine el Abidine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"23_CR1","volume-title":"Network System Design using Network Processors","author":"D. Comer","year":"2003","unstructured":"Comer, D.: Network System Design using Network Processors. Prentice Hall, Englewood Cliffs (2003)"},{"key":"23_CR2","unstructured":"Postel, J.B., Garlick, L.L., Rom, R.: Transmission Control Protocol Specification. Technical report, Stanford Research Institution, Menlo Park (1976)"},{"key":"23_CR3","doi-asserted-by":"publisher","first-page":"789","DOI":"10.1109\/90.811445","volume":"7","author":"J.C.R. Bennett","year":"1999","unstructured":"Bennett, J.C.R., Partridge, C., Shectman, N.: Packet reordering is not pathological network behavior. IEEE ACM Transactions on Networking\u00a07, 789\u2013798 (1999)","journal-title":"IEEE ACM Transactions on Networking"},{"key":"23_CR4","doi-asserted-by":"publisher","first-page":"97","DOI":"10.1145\/637201.637216","volume-title":"ACM SIGCOMM Internet Measurement Workshop","author":"J. Bellardo","year":"2002","unstructured":"Bellardo, J., Savage, S.: Measuring packet reordering. In: ACM SIGCOMM Internet Measurement Workshop, pp. 97\u2013105. ACM Press, New York (2002)"},{"key":"23_CR5","doi-asserted-by":"publisher","first-page":"1811","DOI":"10.1109\/TCAD.2005.852431","volume":"24","author":"I. Aug\u00e9","year":"2005","unstructured":"Aug\u00e9, I., P\u00e9trot, F., Donnet, F., Gomez, P.: Platform-based design from parallel C specifications. CAD of Integrated Circuits and Systems\u00a024, 1811\u20131826 (2005)","journal-title":"CAD of Integrated Circuits and Systems"},{"key":"23_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"846","DOI":"10.1007\/978-3-540-27866-5_113","volume-title":"Euro-Par 2004 Parallel Processing","author":"S. Berrayana","year":"2004","unstructured":"Berrayana, S., Faure, E., Genius, D., P\u00e9trot, F.: Modular on-chip multiprocessor for routing applications. In: Danelutto, M., Vanneschi, M., Laforenza, D. (eds.) Euro-Par 2004. LNCS, vol.\u00a03149, pp. 846\u2013855. Springer, Heidelberg (2004)"},{"key":"23_CR7","first-page":"471","volume-title":"Information Processing 1974: Proceedings of the IFIP Congress","author":"G. Kahn","year":"1974","unstructured":"Kahn, G.: The semantics of a simple language for parallel programming. In: Rosenfeld, J.L. (ed.) Information Processing 1974: Proceedings of the IFIP Congress, pp. 471\u2013475. North-Holland, New York (1974)"},{"key":"23_CR8","unstructured":"Faure, E., Greiner, A., Genius, D.: A generic hardware\/software communication mechanism for Multi-Processor System on Chip, targeting telecommunication applications. In: Proceedings of the ReCoSoC workshop, Montpellier, France (2006)"},{"key":"23_CR9","unstructured":"Genius, D., Faure, E., Pouillon, N.: Deploying a telecommunication application on a multiprocessor system-on-chip. In: Workshop on Design and Architectures for Signal and Image Processing, Grenoble, France (2007)"},{"key":"23_CR10","doi-asserted-by":"publisher","first-page":"177","DOI":"10.1147\/rd.472.0177","volume":"47","author":"J.R. Allen","year":"2003","unstructured":"Allen, J.R., et al.: IBM PowerNP network processor: Hardware, software, and applications. IBM Journal of Research and Development\u00a047, 177\u2013193 (2003)","journal-title":"IBM Journal of Research and Development"},{"key":"23_CR11","doi-asserted-by":"publisher","first-page":"293","DOI":"10.1109\/TNET.2007.909839","volume":"16","author":"L. Kencl","year":"2008","unstructured":"Kencl, L., Boudec, J.Y.L.: Adaptive load sharing for network processors. IEEE ACM Transactions on Networking\u00a016, 293\u2013306 (2008)","journal-title":"IEEE ACM Transactions on Networking"},{"key":"23_CR12","unstructured":"Chen, B., Morris, R.: Flexible control of parallelism in a multiprocessor PC router. In: USENIX Annual Technical Conference, Berkeley, CA, pp. 333\u2013346 (2001)"},{"key":"23_CR13","first-page":"1680","volume-title":"Proceedings of IEEE INFOCOM 2001","author":"S. Iyer","year":"2001","unstructured":"Iyer, S., McKeown, N.: Making parallel packet switches practical. In: Proceedings of IEEE INFOCOM 2001, pp. 1680\u20131687. IEEE, Los Alamitos (2001)"},{"key":"23_CR14","first-page":"333","volume-title":"LCN","author":"T. Banka","year":"2002","unstructured":"Banka, T., Bare, A.A., Jayasumana, A.P.: Metrics for degree of reordering in packet sequences. In: LCN, pp. 333\u2013342. IEEE Computer Society, Los Alamitos (2002)"},{"key":"23_CR15","unstructured":"SoCLib Consortium: The SoCLib project: An integrated system-on-chip modelling and simulation platform. Technical report, CNRS (2003), \n                    \n                      http:\/\/www.soclib.fr"},{"key":"23_CR16","unstructured":"VSI Alliance: Virtual Component Interface Standard (OCB 2 2.0). Technical report, VSI Alliance (2001)"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2009 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-03869-3_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T13:37:29Z","timestamp":1589895449000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-03869-3_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642038686","9783642038693"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-03869-3_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}