{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:36:45Z","timestamp":1742380605795},"publisher-location":"Berlin, Heidelberg","reference-count":29,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642041372"},{"type":"electronic","value":"9783642041389"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-04138-9_15","type":"book-chapter","created":{"date-parts":[[2009,8,28]],"date-time":"2009-08-28T12:28:34Z","timestamp":1251462514000},"page":"205-219","source":"Crossref","is-referenced-by-count":37,"title":["A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions"],"prefix":"10.1007","author":[{"given":"Francesco","family":"Regazzoni","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Cevrero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fran\u00e7ois-Xavier","family":"Standaert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephane","family":"Badel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Theo","family":"Kluter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philip","family":"Brisk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"15_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/1-4020-2888-1","volume-title":"Model and Design of Bipolar and MOS Current-Mode Logic: CML, ECL and SCL Digital Circuits","author":"M. Alioto","year":"2005","unstructured":"Alioto, M., Palumbo, G.: Model and Design of Bipolar and MOS Current-Mode Logic: CML, ECL and SCL Digital Circuits. Springer, Dordrecht (2005)"},{"issue":"3","key":"15_CR2","doi-asserted-by":"publisher","first-page":"550","DOI":"10.1109\/4.910495","volume":"36","author":"M.W. Allam","year":"2001","unstructured":"Allam, M.W., Elmasry, M.I.: Dynamic current mode logic (DyCML): A new low-power high-performance logic style. IEEE Journal of Solid-State Circuits\u00a036(3), 550\u2013558 (2001)","journal-title":"IEEE Journal of Solid-State Circuits"},{"doi-asserted-by":"crossref","unstructured":"Badel, S., Guleyupoglu, E., Inac, O., Martinez, A.P., Vietti, P., G\u00fcrkaynak, F.K., Leblebici, Y.: A generic standard cell design methodology for differential circuit styles. In: Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Munich, March 2008, pp. 843\u2013848 (2008)","key":"15_CR3","DOI":"10.1109\/DATE.2008.4484779"},{"doi-asserted-by":"crossref","unstructured":"Bartolini, S., Branovic, I., Giorgi, R., Martinelli, E.: A performance evaluation of ARM ISA extension for elliptic curve cryptography over binary finite fields. In: Proceedings of the 16th Symposium on Computer Architecture and High Performance Computing, Foz do Igua cu, Brazil, October 2004, pp. 238\u2013245 (2004)","key":"15_CR4","DOI":"10.1109\/SBAC-PAD.2004.5"},{"key":"15_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"450","DOI":"10.1007\/978-3-540-74735-2_31","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2007","author":"A. Bogdanov","year":"2007","unstructured":"Bogdanov, A., Knudsen, L.R., Leander, G., Paar, C., Poschmann, A., Robshaw, M.J.B., Seurin, Y., Vikkelsoe, C.: PRESENT: An ultra-lightweight block cipher. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol.\u00a04727, pp. 450\u2013466. Springer, Heidelberg (2007)"},{"key":"15_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"481","DOI":"10.1007\/978-3-540-30205-6_50","volume-title":"Integrated Circuit and System Design","author":"M. Bucci","year":"2004","unstructured":"Bucci, M., Guglielmo, M., Luzzi, R., Trifiletti, A.: A power consumption randomization countermeasure for DPA-resistant cryptographic processors. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds.) PATMOS 2004. LNCS, vol.\u00a03254, pp. 481\u2013490. Springer, Heidelberg (2004)"},{"key":"15_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"231","DOI":"10.1007\/3-540-44499-8_18","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2000","author":"J.-S. Coron","year":"2000","unstructured":"Coron, J.-S., Goubin, L.: On boolean and arithmetic masking against differential power analysis. In: Paar, C., Ko\u00e7, \u00c7.K. (eds.) CHES 2000. LNCS, vol.\u00a01965, pp. 231\u2013237. Springer, Heidelberg (2000)"},{"key":"15_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1007\/11545262_14","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"W. Fischer","year":"2005","unstructured":"Fischer, W., Gammel, B.M.: Masking at gate level in the presence of glitches. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 187\u2013200. Springer, Heidelberg (2005)"},{"issue":"9","key":"15_CR9","doi-asserted-by":"publisher","first-page":"997","DOI":"10.1016\/j.mejo.2006.01.020","volume":"37","author":"I. Hassoune","year":"2006","unstructured":"Hassoune, I., Mac\u00e9, F., Flandre, D., Legat, J.-D.: Low-swing current mode logic (LSCML): A new logic style for secure and robust smart cards against power analysis attacks. Microelectronics Journal\u00a037(9), 997\u20131006 (2006)","journal-title":"Microelectronics Journal"},{"doi-asserted-by":"crossref","unstructured":"Intel\u2019s advanced encryption standard (AES) instructions set (white paper) (April 2009)","key":"15_CR10","DOI":"10.1016\/S1353-4858(10)70006-4"},{"doi-asserted-by":"crossref","unstructured":"Irwin, J., Page, D., Smart, N.P.: Instruction Stream Mutation for Non-Deterministic Processors. In: Proceedings of the 13th International Conference on Application-specific Systems, Architectures and Processors, San Jose, Calif., July 2002, pp. 286\u2013295 (2002)","key":"15_CR11","DOI":"10.1109\/ASAP.2002.1030727"},{"key":"15_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"398","DOI":"10.1007\/3-540-48405-1_26","volume-title":"Advances in Cryptology - CRYPTO \u201999","author":"P.C. Kocher","year":"1999","unstructured":"Kocher, P.C., Jaffe, J., Jun, B.: Differential power analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol.\u00a01666, pp. 398\u2013412. Springer, Heidelberg (1999)"},{"key":"15_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"104","DOI":"10.1007\/3-540-68697-5_9","volume-title":"Advances in Cryptology - CRYPTO \u201996","author":"P.C. Kocher","year":"1996","unstructured":"Kocher, P.C.: Timing attacks on implementations of diffie-hellman, rsa, dss, and other systems. In: Koblitz, N.I. (ed.) CRYPTO 1996. LNCS, vol.\u00a01109, pp. 104\u2013113. Springer, Heidelberg (1996)"},{"unstructured":"Lampret, D.: OpenRISC 1000 Architecture Manual (April 2006)","key":"15_CR14"},{"unstructured":"Mac\u00e9, F., Standaert, F.-X., Hassoune, I., Legat, J.-D., Quisquater, J.-J.: A dynamic current mode logic to counteract power analysis attacks. In: Proceedings of the XIX Conference on Design of Circuits and Integrated Systems, Bordeaux, France (November 2004)","key":"15_CR15"},{"key":"15_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"427","DOI":"10.1007\/978-3-540-74735-2_29","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2007","author":"F. Mac\u00e9","year":"2007","unstructured":"Mac\u00e9, F., Standaert, F.-X., Quisquater, J.-J.: Information theoretic evaluation of side-channel resistant logic styles. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol.\u00a04727, pp. 427\u2013442. Springer, Heidelberg (2007)"},{"key":"15_CR17","series-title":"Advances in Information Security","volume-title":"Power Analysis Attacks: Revealing the Secrets of Smart Cards","author":"S. Mangard","year":"2007","unstructured":"Mangard, S., Oswald, E., Popp, T.: Power Analysis Attacks: Revealing the Secrets of Smart Cards. Advances in Information Security. Springer, New York (2007)"},{"key":"15_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"115","DOI":"10.1007\/3-540-47719-5_11","volume-title":"Information Security and Privacy","author":"D. May","year":"2001","unstructured":"May, D., Muller, H.L., Smart, N.P.: Non-deterministic processors. In: Varadharajan, V., Mu, Y. (eds.) ACISP 2001. LNCS, vol.\u00a02119, pp. 115\u2013129. Springer, Heidelberg (2001)"},{"key":"15_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1007\/3-540-44709-1_4","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"D. May","year":"2001","unstructured":"May, D., Muller, H.L., Smart, N.P.: Random register renaming to foil DPA. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 28\u201338. Springer, Heidelberg (2001)"},{"doi-asserted-by":"crossref","unstructured":"Moore, S., Anderson, R., Cunningham, P., Mullins, R., Taylor, G.: Improving Smart Card security using self-timed circuits. In: Proceedings of the 8th International Symposium on Advanced Research in Asynchronous Circuits and Systems, Manchester, April 2002, pp. 211\u2013218 (2002)","key":"15_CR20","DOI":"10.1109\/ASYNC.2002.1000311"},{"key":"15_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"172","DOI":"10.1007\/11545262_13","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"T. Popp","year":"2005","unstructured":"Popp, T., Mangard, S.: Masked dual-rail pre-charge logic: DPA-resistance without routing constraints. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 172\u2013186. Springer, Heidelberg (2005)"},{"key":"15_CR22","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"230","DOI":"10.1007\/978-3-642-01004-0_13","volume-title":"Transactions on Computational Science IV","author":"F. Regazzoni","year":"2009","unstructured":"Regazzoni, F., Eisenbarth, T., Poschmann, A., Gro\u00dfsch\u00e4dl, J., Gurkaynak, F., Macchetti, M., Toprak, Z., Pozzi, L., Paar, C., Leblebici, Y., Ienne, P.: Evaluating resistance of MCML technology to power analysis attacks using a simulation-based methodology. In: Gavrilova, M.L., Tan, C.J.K., Moreno, E.D. (eds.) Transactions on Computational Science IV. LNCS, vol.\u00a05430, pp. 230\u2013243. Springer, Heidelberg (2009)"},{"unstructured":"Rostovtsev, A.G., Shemyakina, O.V.: AES side channel attack protection using random isomorphisms. Cryptology e-print archive (March 2005), http:\/\/eprint.iacr.org\/","key":"15_CR23"},{"key":"15_CR24","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"443","DOI":"10.1007\/978-3-642-01001-9_26","volume-title":"EUROCRYPT 2009","author":"F.-X. Standaert","year":"2009","unstructured":"Standaert, F.-X., Malkin, T., Yung, M.: A unified framework for the analysis of side-channel key recovery attacks. In: Joux, A. (ed.) EUROCRYPT 2009. LNCS, vol.\u00a05479, pp. 443\u2013461. Springer, Heidelberg (2009)"},{"key":"15_CR25","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"270","DOI":"10.1007\/11894063_22","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"S. Tillich","year":"2006","unstructured":"Tillich, S., Gro\u00dfsch\u00e4dl, J.: Instruction set extensions for efficient AES implementation on 32-bit processors. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol.\u00a04249, pp. 270\u2013284. Springer, Heidelberg (2006)"},{"key":"15_CR26","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"303","DOI":"10.1007\/978-3-540-74735-2_21","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2007","author":"S. Tillich","year":"2007","unstructured":"Tillich, S., Gro\u00dfsch\u00e4dl, J.: Power analysis resistant AES implementation with instruction set extensions. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol.\u00a04727, pp. 303\u2013319. Springer, Heidelberg (2007)"},{"unstructured":"Tiri, K., Akmal, M., Verbauwhede, I.: A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on Smart Cards. In: Proceedings of the 28th European Solid-State Circuits Conference, Florence, September 2002, pp. 403\u2013406 (2002)","key":"15_CR27"},{"doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation. In: Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Paris, February 2004, pp. 246\u2013251 (2004)","key":"15_CR28","DOI":"10.1109\/DATE.2004.1268856"},{"doi-asserted-by":"crossref","unstructured":"Toprak, Z., Leblebici, Y.: Low-power current mode logic for improved DPA-resistance in embedded systems. In: Proceedings of the IEEE International Symposium on Circuits and Systems, Kobe, Japan, May 2005, pp. 1059\u20131062 (2005)","key":"15_CR29","DOI":"10.1109\/ISCAS.2005.1464774"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems - CHES 2009"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-04138-9_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,21]],"date-time":"2020-05-21T21:11:45Z","timestamp":1590095505000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-04138-9_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642041372","9783642041389"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-04138-9_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}