{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:09:42Z","timestamp":1725538182211},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642042836"},{"type":"electronic","value":"9783642042843"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-04284-3_14","type":"book-chapter","created":{"date-parts":[[2009,9,14]],"date-time":"2009-09-14T17:55:48Z","timestamp":1252950948000},"page":"149-158","source":"Crossref","is-referenced-by-count":4,"title":["Efficient Parallel Transaction Level Simulation by Exploiting Temporal Decoupling"],"prefix":"10.1007","author":[{"given":"Rauf","family":"Salimi Khaligh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Radetzki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"14_CR1","unstructured":"Accellera Organization, Inc. SystemVerilog 3.1a Language Reference Manual (May 2004)"},{"key":"14_CR2","unstructured":"ARM Limited. Cycle-Accurate Simulation Interface (CASI) Specification, version 1.1.0 (June 2006)"},{"key":"14_CR3","unstructured":"Burton, M., Aldisy, J., Guenzel, R., Klingauf, W.: Transaction Level Modelling: A Reflection on What TLM is and How TLMs May be Classified. In: Proceedings of the Forum on Specification and Design Languages (FDL 2007) (September 2007)"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"Cai, L., Gajski, D.: Transaction Level Modeling: An Overview. In: Proceedings of the 1st IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS 2003) (October 2003)","DOI":"10.1145\/944645.944651"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Chopard, B., Combes, P., Zory, J.: A Conservative Approach to SystemC Parallelization. In: Proceedings of the International Conference on Computational Science (ICCS 2006) (May 2006)","DOI":"10.1007\/11758549_89"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Combes, P., Caron, E., Desprez, F., Chopard, B., Zory, J.: Relaxing Synchronization in a Parallel SystemC Kernel. In: Proceedings of the International Symposium on Parallel and Distributed Processing with Applications (ISPA 2008) (December 2008)","DOI":"10.1109\/ISPA.2008.124"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Doemer, R., Gerstlauer, A., Gajski, D.: The SpecC Language Reference Manual, Version 2.0. SpecC Technology Open Consortium (December 2002), http:\/\/www.specc.org","DOI":"10.1007\/978-1-4615-1481-7_6"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Fujimoto, R.M.: Parallel and distributed simulation. In: Proceedings of the 31st Winter simulation conference, WSC 1999 (1999)","DOI":"10.1145\/324138.324176"},{"key":"14_CR9","volume-title":"Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems","author":"F. Ghenassia","year":"2006","unstructured":"Ghenassia, F.: Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems. Springer-Verlag New York, Inc., Heidelberg (2006)"},{"key":"14_CR10","doi-asserted-by":"crossref","unstructured":"Huang, K., Bacivarov, I., Hugelshofer, F., Thiele, L.: Scalably distributed SystemC simulation for embedded applications. In: Proceedings of the International Symposium on Industrial Embedded Systems (SIES 2008) (June 2008)","DOI":"10.1109\/SIES.2008.4577715"},{"key":"14_CR11","unstructured":"IEEE Computer Society. Standard SystemC Language Reference Manual, Standard 1666-2005 (March 2006)"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Salimi Khaligh, R., Radetzki, M.: Adaptive Interconnect Models for Transaction-Level Simulation. In: LNEE 36, Languages for Embedded Systems and their Applications (2009)","DOI":"10.1007\/978-1-4020-9714-0_10"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"Lin, Y.-B., Lazowska, E.D.: A study of time warp rollback mechanisms. ACM Transactions on Modeling and Computer Simulation, TOMACS (1991)","DOI":"10.1145\/102810.102813"},{"key":"14_CR14","unstructured":"Meftali, S., Dziri, A., Charest, L., Marquet, P., Deskeyser, J.: SOAP Based Distributed Simulation Environment for SoC Design. In: Proceedings of the Forum on Specification and Design Languages (FDL 2005) (September 2005)"},{"key":"14_CR15","doi-asserted-by":"crossref","unstructured":"Misra, J.: Distributed Discrete-Event Simulation. Computing Surveys (March 1986)","DOI":"10.1145\/6462.6485"},{"key":"14_CR16","unstructured":"MPI Forum. MPI: A Message-Passing Interface Standard, http:\/\/www.mpi-forum.org\/"},{"key":"14_CR17","unstructured":"Open SystemC Initiative (OSCI) TLM Working Group. Transaction Level Modeling Standard 2 (OSCI TLM 2) (June 2008), http:\/\/www.systemc.org"},{"key":"14_CR18","doi-asserted-by":"crossref","unstructured":"Patel, H.D., Shukla, S.K.: Towards a Heterogeneous Simulation Kernel for System Level Models: A SystemC Kernel for Synchronous Data Flow Models. In: Proceedings of the 14th ACM Great Lakes symposium onVLSI (GLSVLSI 2004) (April 2004)","DOI":"10.1145\/988952.989013"},{"key":"14_CR19","doi-asserted-by":"crossref","unstructured":"Viaud, E., P\u00eacheux, F., Greiner, A.: An Efficient TLM\/T Modeling and Simulation Environment Based on Conservative Parallel Discrete Event Principles. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE 2006) (March 2006)","DOI":"10.1109\/DATE.2006.244003"},{"key":"14_CR20","unstructured":"Virtutech. Virtutech Simics, http:\/\/www.virtutech.com\/"}],"container-title":["IFIP Advances in Information and Communication Technology","Analysis, Architectures and Modelling of Embedded Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-04284-3_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T15:19:48Z","timestamp":1558538388000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-04284-3_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642042836","9783642042843"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-04284-3_14","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2009]]}}}