{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:09:12Z","timestamp":1725538152165},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642042836"},{"type":"electronic","value":"9783642042843"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-04284-3_19","type":"book-chapter","created":{"date-parts":[[2009,9,14]],"date-time":"2009-09-14T17:55:48Z","timestamp":1252950948000},"page":"207-217","source":"Crossref","is-referenced-by-count":2,"title":["A Synchronization Method for Register Traces of Pipelined Processors"],"prefix":"10.1007","author":[{"given":"Ralf","family":"Dreesen","sequence":"first","affiliation":[]},{"given":"Thorsten","family":"Jungeblut","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Thies","sequence":"additional","affiliation":[]},{"given":"Mario","family":"Porrmann","sequence":"additional","affiliation":[]},{"given":"Uwe","family":"Kastens","sequence":"additional","affiliation":[]},{"given":"Ulrich","family":"R\u00fcckert","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"19_CR1","doi-asserted-by":"publisher","first-page":"453","DOI":"10.1007\/s10766-005-7301-0","volume":"33","author":"R. Azevedo","year":"2005","unstructured":"Azevedo, R., Rigo, S., Bartholomeu, M., Araujo, G., Araujo, C., Barros, E.: The ArchC architecture description language and tools. Int. J. Parallel Program.\u00a033, 453\u2013484 (2005)","journal-title":"Int. J. Parallel Program."},{"key":"19_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1007\/3-540-58179-0_44","volume-title":"Computer Aided Verification","author":"J. Burch","year":"1994","unstructured":"Burch, J., Dill, D.: Automatic verification of Pipelined Microprocessor Control. In: Dill, D.L. (ed.) CAV 1994. LNCS, vol.\u00a0818, pp. 68\u201380. Springer, Heidelberg (1994)"},{"key":"19_CR3","doi-asserted-by":"crossref","unstructured":"Chang, Y., Lee, S., Park, I., Kyung, C.: Verification of a microprocessor using real world applications. In: DAC 1999, pp. 181\u2013184 (1999)","DOI":"10.1145\/309847.311478"},{"key":"19_CR4","doi-asserted-by":"crossref","unstructured":"Gonzalez, R.: Xtensa: A Configurable and Extensible Processor. IEEE Micro., 60\u201370 (2000)","DOI":"10.1109\/40.848473"},{"key":"19_CR5","doi-asserted-by":"crossref","unstructured":"Hosseini, A., Mavroidis, D., Konas, P.: Code generation and analysis for the functional verification of micro processors. In: DAC 1996, pp. 305\u2013310 (1996)","DOI":"10.1145\/240518.240574"},{"key":"19_CR6","unstructured":"Kalte, H., Porrmann, M., R\u00fcckert, U.: A Prototyping Platform for Dynamically Reconfigurable System on Chip Designs. In: Proc. of the IEEE Workshop Heterogeneous reconfigurable Systems on Chip, SoC (2002)"},{"key":"19_CR7","doi-asserted-by":"crossref","unstructured":"Kastens, U., Le, D., Slowik, A., Thies, M.: Feedback Driven Instruction-Set Extension. In: LCTES 2004 (2004)","DOI":"10.1145\/997163.997182"},{"key":"19_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63166-6_36","volume-title":"Computer Aided Verification","author":"J. Sawada","year":"1997","unstructured":"Sawada, J., Hunt, W.: Trace Table Based Approach for Pipeline Microprocessor Verification. In: Grumberg, O. (ed.) CAV 1997. LNCS, vol.\u00a01254, Springer, Heidelberg (1997)"},{"key":"19_CR9","doi-asserted-by":"publisher","first-page":"541","DOI":"10.1147\/rd.494.0541","volume":"49","author":"D. Victor","year":"2005","unstructured":"Victor, D., Ludden, J., Peterson, R., Nelson, B., Sharp, W., Hsu, J., Chu, B., Behm, M., Gott, R., Romonosky, A., Farago, A.: Functional verification of the POWER5 microprocessor and POWER5 multiprocessor systems. IBM J. Res. Dev.\u00a049, 541\u2013553 (2005)","journal-title":"IBM J. Res. Dev."},{"key":"19_CR10","doi-asserted-by":"crossref","unstructured":"Yim, J., Hwang, Y., Park, C., Choi, H., Yang, W., Oh, H., Park, I., Kyung, C.-M.: A C-based RTL Design Verification Methodology For Complex Microprocessor. In: DAC 1997, pp. 83\u201388 (1997)","DOI":"10.1145\/266021.266040"}],"container-title":["IFIP Advances in Information and Communication Technology","Analysis, Architectures and Modelling of Embedded Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-04284-3_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,9]],"date-time":"2019-03-09T19:33:08Z","timestamp":1552159988000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-04284-3_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642042836","9783642042843"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-04284-3_19","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2009]]}}}