{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:36:34Z","timestamp":1725539794425},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642045691"},{"type":"electronic","value":"9783642045707"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-04570-7_11","type":"book-chapter","created":{"date-parts":[[2009,11,3]],"date-time":"2009-11-03T04:51:23Z","timestamp":1257223883000},"page":"133-148","source":"Crossref","is-referenced-by-count":3,"title":["Formal Analysis of Non-determinism in Verilog Cell Library Simulation Models"],"prefix":"10.1007","author":[{"given":"Matthias","family":"Raffelsieper","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"MohammadReza","family":"Mousavi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jan-Willem","family":"Roorda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris","family":"Strolenberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans","family":"Zantema","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"11_CR1","unstructured":"IEEE Std 1364-2005: IEEE Standard for Verilog Hardware Description Language. IEEE Computer Society Press, Los Alamitos (2006)"},{"key":"11_CR2","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9781139172752","volume-title":"Term Rewriting and All That","author":"F. Baader","year":"1998","unstructured":"Baader, F., Nipkow, T.: Term Rewriting and All That. Cambridge University Press, Cambridge (1998)"},{"key":"11_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"359","DOI":"10.1007\/3-540-45657-0_29","volume-title":"Computer Aided Verification","author":"A. Cimatti","year":"2002","unstructured":"Cimatti, A., et al.: NuSMV Version 2: An OpenSource Tool for Symbolic Model Checking. In: Brinksma, E., Larsen, K.G. (eds.) CAV 2002. LNCS, vol.\u00a02404, pp. 359\u2013364. Springer, Heidelberg (2002), \n                    \n                      http:\/\/nusmv.irst.itc.it"},{"key":"11_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"100","DOI":"10.1007\/978-3-540-70952-7_7","volume-title":"Formal Methods: Applications and Technology","author":"C. Helmstetter","year":"2007","unstructured":"Helmstetter, C., Maraninchi, F., Maillet-Contoz, L.: Test coverage for loose timing annotations. In: Brim, L., Haverkort, B.R., Leucker, M., van de Pol, J. (eds.) FMICS 2006 and PDMC 2006. LNCS, vol.\u00a04346, pp. 100\u2013115. Springer, Heidelberg (2007)"},{"key":"11_CR5","first-page":"171","volume-title":"Proceedings of FMCAD 2006","author":"C. Helmstetter","year":"2006","unstructured":"Helmstetter, C., Maraninchi, F., Maillet-Contoz, L., Moy, M.: Automatic generation of schedulings for improving the test coverage of Systems-on-a-Chip. In: Proceedings of FMCAD 2006, pp. 171\u2013178. IEEE Computer Society Press, Los Alamitos (2006)"},{"key":"11_CR6","doi-asserted-by":"publisher","first-page":"936","DOI":"10.1145\/1391469.1391706","volume-title":"Proc. of DAC 2008","author":"S. Kundu","year":"2008","unstructured":"Kundu, S., Ganai, M.K., Gupta, R.: Partial order reduction for scalable testing of SystemC TLM designs. In: Proc. of DAC 2008, pp. 936\u2013941. ACM Press, New York (2008)"},{"key":"11_CR7","unstructured":"Nangate Inc. Open Cell Library v2008_05 (2008), \n                    \n                      http:\/\/www.nangate.com\/openlibrary\/"},{"key":"11_CR8","first-page":"128","volume-title":"Proceedings of ACSD 2009","author":"M. Raffelsieper","year":"2009","unstructured":"Raffelsieper, M., Roorda, J.-W., Mousavi, M.R.: Model Checking Verilog Descriptions of Cell Libraries. In: Proceedings of ACSD 2009, pp. 128\u2013137. IEEE Computer Society Press, Los Alamitos (2009)"}],"container-title":["Lecture Notes in Computer Science","Formal Methods for Industrial Critical Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-04570-7_11.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,30]],"date-time":"2021-04-30T11:07:39Z","timestamp":1619780859000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-04570-7_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642045691","9783642045707"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-04570-7_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}