{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:23:24Z","timestamp":1725539004421},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642048494"},{"type":"electronic","value":"9783642048500"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-04850-0_11","type":"book-chapter","created":{"date-parts":[[2009,10,8]],"date-time":"2009-10-08T09:36:43Z","timestamp":1254994603000},"page":"70-75","source":"Crossref","is-referenced-by-count":1,"title":["Optimization of Nanoelectronic Systems Reliability by Reducing Logic Depth"],"prefix":"10.1007","author":[{"given":"Milos","family":"Stanisavljevic","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandre","family":"Schmid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"11_CR1","unstructured":"International Technology Roadmap for Semiconductors (2007)"},{"issue":"4","key":"11_CR2","doi-asserted-by":"publisher","first-page":"606","DOI":"10.1109\/5.752518","volume":"87","author":"K.K. Likharev","year":"1999","unstructured":"Likharev, K.K.: Single-electron devices and their applications. Proceedings of the IEEE\u00a087(4), 606\u2013632 (1999)","journal-title":"Proceedings of the IEEE"},{"key":"11_CR3","doi-asserted-by":"publisher","first-page":"1856","DOI":"10.1002\/anie.200502358","volume":"45","author":"U. Feldkamp","year":"2006","unstructured":"Feldkamp, U., Niemeyer, C.M.: Rational design of DNA nanoarchitectures. Angewandte Chemie International Edition\u00a045, 1856\u20131876 (2006)","journal-title":"Angewandte Chemie International Edition"},{"issue":"3","key":"11_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TNANO.2008.2009761","volume":"8","author":"M. Stanisavljevic","year":"2009","unstructured":"Stanisavljevic, M., Schmid, A., Leblebici, Y.: Optimization of the averaging reliability technique using low redundancy factors for nanoscale technologies. IEEE Transactions on Nanotechnology\u00a08(3), 1 (2009)","journal-title":"IEEE Transactions on Nanotechnology"},{"key":"11_CR5","doi-asserted-by":"crossref","unstructured":"Mohanram, K., Touba, N.A.: Partial error masking to reduce soft error failure rate in logic circuits. In: Proc. 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT), November 3\u20135, pp. 433\u2013440 (2003)","DOI":"10.1109\/DFTVS.2003.1250141"},{"key":"11_CR6","doi-asserted-by":"crossref","unstructured":"Choudhury, M.R., Zhou, Q., Mohanram, K.: Design optimization for single-event upset robustness using simultaneous dual-VDD and sizing techniques. In: Proc. IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), November 5\u20139, pp. 204\u2013209 (2006)","DOI":"10.1109\/ICCAD.2006.320137"},{"issue":"1","key":"11_CR7","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/92.748202","volume":"7","author":"G. Karypis","year":"1999","unstructured":"Karypis, G., Aggarwal, R., Kumar, V., Shekhar, S.: Multilevel hypergraph partitioning: applications in VLSI domain. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a07(1), 69\u201379 (1999)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Stanisavljevic, M., Schmid, A., Leblebici, Y.: Analysis of reliability in nanoscale circuits and systems based on a-priori statistical fault-modeling methodology. In: Proc. 48th Midwest Symposium on Circuits and Systems (MWSCAS), August 7\u201310, pp. 1565\u20131568 (2005)","DOI":"10.1109\/MWSCAS.2005.1594414"},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"Stanisavljevic, M., Schmid, A., Leblebici, Y.: Fault-tolerance of robust feed-forward architecture using single-ended and differential deep-submicron circuits under massive defect density. In: Proc. International Joint Conference on Neural Networks (IJCNN), July 16\u201321, pp. 2771\u20132778 (2006)","DOI":"10.1109\/IJCNN.2006.247183"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"Beiu, V., Ibrahim, W., Lazarova-Molnar, S.: A fresh look at majority multiplexing when devices get into the picture. In: Proc. 7th IEEE Conference on Nanotechnology (IEEE-NANO), August 2\u20135, pp. 883\u2013888 (2007)","DOI":"10.1109\/NANO.2007.4601325"},{"key":"11_CR11","unstructured":"Yang, S.: Logic synthesis and optimization benchmarks user guide. Tech. Rep. 1\/95, Microelectronic Center of North Carolina (1991)"}],"container-title":["Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering","Nano-Net"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-04850-0_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T02:14:28Z","timestamp":1558577668000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-04850-0_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642048494","9783642048500"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-04850-0_11","relation":{},"ISSN":["1867-8211","1867-822X"],"issn-type":[{"type":"print","value":"1867-8211"},{"type":"electronic","value":"1867-822X"}],"subject":[],"published":{"date-parts":[[2009]]}}}