{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:23:30Z","timestamp":1725539010959},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642048494"},{"type":"electronic","value":"9783642048500"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-04850-0_21","type":"book-chapter","created":{"date-parts":[[2009,10,8]],"date-time":"2009-10-08T09:36:43Z","timestamp":1254994603000},"page":"141-150","source":"Crossref","is-referenced-by-count":0,"title":["Repeater Insertion for Two-Terminal Nets in Three-Dimensional Integrated Circuits"],"prefix":"10.1007","author":[{"given":"Hu","family":"Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasilis F.","family":"Pavlidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"5","key":"21_CR1","doi-asserted-by":"publisher","first-page":"903","DOI":"10.1109\/T-ED.1985.22046","volume":"32","author":"H.B. Bakoglu","year":"1985","unstructured":"Bakoglu, H.B., Meindl, J.D.: Optimal Interconnection Circuits for VLSI. IEEE Transactions on Electron Devices\u00a032(5), 903\u2013909 (1985)","journal-title":"IEEE Transactions on Electron Devices"},{"issue":"1","key":"21_CR2","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/4.65707","volume":"26","author":"S. Dhar","year":"1991","unstructured":"Dhar, S., Franklin, M.A.: Optimal Buffer Circuits for Driving Long Uniform Lines. IEEE Journal of Solid-State Circuits\u00a026(1), 32\u201340 (1991)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"10","key":"21_CR3","doi-asserted-by":"publisher","first-page":"1515","DOI":"10.1109\/81.886981","volume":"47","author":"V. Adler","year":"2000","unstructured":"Adler, V., Friedman, E.G.: Uniform Repeater Insertion in RC Trees. IEEE Transactions on Circuits and Systems I\u00a047(10), 1515\u20131523 (2000)","journal-title":"IEEE Transactions on Circuits and Systems I"},{"key":"21_CR4","doi-asserted-by":"crossref","unstructured":"Alpert, C., Devgan, A.: Wire Segmenting for Improved Buffer Insertion. In: IEEE\/ACM Design Automation Conference, pp. 588\u2013593 (1997)","DOI":"10.1145\/266021.266291"},{"issue":"4","key":"21_CR5","doi-asserted-by":"publisher","first-page":"489","DOI":"10.1016\/j.vlsi.2007.11.002","volume":"41","author":"V.F. Pavlidis","year":"2008","unstructured":"Pavlidis, V.F., Friedman, E.G.: Timing-Driven Via Placement Heuristics For Three-dimensional ICs. Integration, the VLSI Journal\u00a041(4), 489\u2013508 (2008)","journal-title":"Integration, the VLSI Journal"},{"key":"21_CR6","doi-asserted-by":"crossref","unstructured":"He, X., Dong, S., Ma, Y., Hong, X.: Simultaneous Buffer and Interlayer Via Planning for 3D Floorplanning. In: IEEE International Symposium on Quality Electronic Design, pp. 740\u2013745 (2009)","DOI":"10.1109\/ISQED.2009.4810385"},{"issue":"1","key":"21_CR7","doi-asserted-by":"publisher","first-page":"55","DOI":"10.1063\/1.1697872","volume":"19","author":"W.C. Elmore","year":"1948","unstructured":"Elmore, W.C.: The Transient Analysis of Damped Linear Networks with Particular Regard to Wideband Amplifiers. Journal of Applied Physics\u00a019(1), 55\u201363 (1948)","journal-title":"Journal of Applied Physics"},{"issue":"3","key":"21_CR8","doi-asserted-by":"publisher","first-page":"391","DOI":"10.1007\/s10107-004-0560-5","volume":"107","author":"R.A. Waltz","year":"2006","unstructured":"Waltz, R.A., Morales, J.L., Nocedal, J., Orban, D.: An Interior Algorithm For Nonlinear Optimization that Combines Line Search and Trust Region Steps. Mathematical Programming\u00a0107(3), 391\u2013408 (2006)","journal-title":"Mathematical Programming"},{"key":"21_CR9","unstructured":"ASU Predictive Technology Model, http:\/\/www.eas.asu.edu\/~ptm\/"}],"container-title":["Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering","Nano-Net"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-04850-0_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T02:14:30Z","timestamp":1558577670000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-04850-0_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642048494","9783642048500"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-04850-0_21","relation":{},"ISSN":["1867-8211","1867-822X"],"issn-type":[{"type":"print","value":"1867-8211"},{"type":"electronic","value":"1867-822X"}],"subject":[],"published":{"date-parts":[[2009]]}}}