{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T17:22:52Z","timestamp":1743096172941,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642102646"},{"type":"electronic","value":"9783642102653"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-10265-3_28","type":"book-chapter","created":{"date-parts":[[2009,11,10]],"date-time":"2009-11-10T01:26:16Z","timestamp":1257816376000},"page":"308-319","source":"Crossref","is-referenced-by-count":10,"title":["Approximate Worst-Case Execution Time Analysis for Early Stage Embedded Systems Development"],"prefix":"10.1007","author":[{"given":"Jan","family":"Gustafsson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Altenbernd","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Ermedahl","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bj\u00f6rn","family":"Lisper","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"28_CR1","unstructured":"Wikipedia: V-Model (2009), \n                  \n                    http:\/\/en.wikipedia.org\/wiki\/V-Model"},{"key":"28_CR2","volume-title":"Software Engineering Economics","author":"B.W. Boehm","year":"1981","unstructured":"Boehm, B.W.: Software Engineering Economics. Prentice Hall PTR, Upper Saddle River (1981)"},{"key":"28_CR3","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/S0164-1212(01)00130-3","volume":"62","author":"C.J. Westland","year":"2002","unstructured":"Westland, C.J.: The cost of errors in software development: evidence from industry. Journal of Systems and Software\u00a062, 1\u20139 (2002)","journal-title":"Journal of Systems and Software"},{"key":"28_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1347375.1347389","volume":"7","author":"R. Wilhelm","year":"2008","unstructured":"Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., Bernat, G., Ferdinand, C., Heckmann, R., Mitra, T., Mueller, F., Puaut, I., Puschner, P., Staschulat, J., Stenstr\u00f6m, P.: The worst-case execution time problem \u2014 overview of methods and survey of tools. ACM Transactions on Embedded Computing Systems (TECS)\u00a07, 1\u201353 (2008)","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"key":"28_CR5","unstructured":"Nenova, S., K\u00e4stner, D.: Source Level Worst Case Timing Estimation and Architecture Exploration in Early Design Phases. In: Holsti, N. (ed.) Proc. 9th International Workshop on Worst-Case Execution Time Analysis (WCET 2009), Dublin, Ireland, pp. 12\u201322 (2009) (Preliminary proceedings)"},{"key":"28_CR6","unstructured":"AbsInt: aiT tool homepage (2008), \n                  \n                    http:\/\/www.absint.com\/ait"},{"key":"28_CR7","unstructured":"Scade: Homepage for Scade tool suite from Esterel (2009), \n                  \n                    http:\/\/www.esterel-technologies.com\/products\/scade-suite"},{"key":"28_CR8","unstructured":"Souyris, J., Pavec, E.L., Himbert, G., Jegu, V., Borios, G., Heckmann, R.: Computing the worst case execution time of an avionics program by abstract interpretation. In: Wilhelm, R. (ed.) Proc. 5th International Workshop on Worst-Case Execution Time Analysis, WCET 2005 (2005)"},{"key":"28_CR9","unstructured":"Ascet: Homepage of ETAS\u2019 ascet tool chain (2009), \n                  \n                    http:\/\/www.etas.com\/en\/products\/ascet_software_products.php"},{"key":"28_CR10","unstructured":"Stappert, F.: From Low-Level to Model-Based and Constructive Worst-Case Execution Time Analysis. PhD thesis, Faculty of Computer Science, Electrical Engineering, and Mathematics, University of Paderborn, C-LAB Publication, Vol. 17. Shaker Verlag, Aachen (2004), ISBN 3-8322-2637-0"},{"key":"28_CR11","doi-asserted-by":"crossref","unstructured":"Erpendbach, E., Altenbernd, P.: Worst-case execution times and schedulability analysis of statecharts models. In: Proc. 11th Euromicro Conference of Real-Time Systems, pp. 70\u201377 (1999)","DOI":"10.1109\/EMRTS.1999.777452"},{"key":"28_CR12","doi-asserted-by":"crossref","unstructured":"Kirner, R., Lang, R., Freiberger, G., Puschner, P.: Fully automatic worst-case execution time analysis for Matlab\/Simulink models. In: Proc. 14th Euromicro Conference of Real-Time Systems (ECRTS 2002), Washington, DC, USA (2002)","DOI":"10.1109\/EMRTS.2002.1019183"},{"key":"28_CR13","unstructured":"Persson, P., Hedin, G.: Interactive execution time predictions using reference attributed grammars. In: Proc. of the 2nd Workshop on Attribute Grammars and their Applications (WAGA 1999), Netherlands, pp. 173\u2013184 (1998)"},{"key":"28_CR14","doi-asserted-by":"crossref","unstructured":"Bernat, G., Burns, A., Wellings, A.: Portable Worst-Case Execution Time Analysis using Java Byte Code. In: Proc. 12th Euromicro Conference of Real-Time Systems (ECRTS 2000), Stockholm, pp. 81\u201388 (2000)","DOI":"10.1109\/EMRTS.2000.853995"},{"key":"28_CR15","doi-asserted-by":"crossref","unstructured":"Bate, I., Bernat, G., Murphy, G., Puschner, P.: Low-level Analysis of a Portable Java Byte Code WCET Analysis Framework. In: Proc. 7th International Conference on Real-Time Computing Systems and Applications (RTCSA 2000), pp. 39\u201348 (2000)","DOI":"10.1109\/RTCSA.2000.896369"},{"key":"28_CR16","volume-title":"Proc. 15th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2009)","author":"M. Bartlett","year":"2009","unstructured":"Bartlett, M., Bate, I., Kazakov, D.: Guaranteed loop bound identification from program traces for WCET. In: Proc. 15th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2009), San Francisco, CA. IEEE Computer Society, Los Alamitos (2009)"},{"key":"28_CR17","unstructured":"Rapitime: Rapitime white paper (2009), \n                  \n                    http:\/\/www.rapitasystems.com\/system\/files\/RapiTime-WhitePaper.pdf"},{"key":"28_CR18","doi-asserted-by":"crossref","unstructured":"Franke, B.: Fast cycle-approximate instruction set simulation. In: Falk, H. (ed.) Proc. 11th International Workshop on Software and Compilers for Embedded Systems (SCOPES 2008), Munich, pp. 69\u201378 (2008)","DOI":"10.1145\/1361096.1361109"},{"key":"28_CR19","doi-asserted-by":"publisher","first-page":"55","DOI":"10.1109\/RTAS.2009.16","volume-title":"Proc. 15th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2009)","author":"B. Lisper","year":"2009","unstructured":"Lisper, B., Santos, M.: Model identification for WCET analysis. In: Proc. 15th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2009), San Francisco, CA, pp. 55\u201364. IEEE Computer Society, Los Alamitos (2009)"},{"key":"28_CR20","volume-title":"Regression Analysis by Example","author":"S. Chatterjee","year":"2000","unstructured":"Chatterjee, S., Hadi, A.S.: Regression Analysis by Example, 4th edn. John Wiley & Sons, Chichester (2000)","edition":"4"},{"key":"28_CR21","unstructured":"M\u00e4lardalen University: WCET project homepage (2009), \n                  \n                    http:\/\/www.mrtc.mdh.se\/projects\/wcet"},{"key":"28_CR22","unstructured":"Gustafsson, J., Ermedahl, A., Lisper, B., Sandberg, C., K\u00e4llberg, L.: ALF \u2013 a language for WCET flow analysis. In: Proc. 9th International Workshop on Worst-Case Execution Time Analysis (WCET 2009), Dublin, Ireland, pp. 1\u201311 (2009)"},{"key":"28_CR23","doi-asserted-by":"crossref","unstructured":"Gustafsson, J., Ermedahl, A., Sandberg, C., Lisper, B.: Automatic derivation of loop bounds and infeasible paths for WCET analysis using abstract execution. In: Proc. 27th IEEE Real-Time Systems Symposium, RTSS 2006 (2006)","DOI":"10.1109\/RTSS.2006.12"},{"key":"28_CR24","doi-asserted-by":"crossref","unstructured":"Sandberg, C., Ermedahl, A., Gustafsson, J., Lisper, B.: Faster WCET flow analysis by program slicing. In: Proc. ACM SIGPLAN Conference on Languages, Compilers and Tools for Embedded Systems (LCTES 2006), pp. 103\u2013112 (2006)","DOI":"10.1145\/1134650.1134666"},{"key":"28_CR25","unstructured":"Ermedahl, A., Sandberg, C., Gustafsson, J., Bygde, S., Lisper, B.: Loop bound analysis based on a combination of program slicing, abstract interpretation, and invariant analysis. In: Rochange, C. (ed.) Proc. 7th International Workshop on Worst-Case Execution Time Analysis (WCET 2007), Pisa, Italy (2007)"},{"key":"28_CR26","unstructured":"Ermedahl, A.: A Modular Tool Architecture for Worst-Case Execution Time Analysis. PhD thesis, Uppsala University, Dept. of Information Technology, Uppsala University, Sweden (2003)"}],"container-title":["Lecture Notes in Computer Science","Software Technologies for Embedded and Ubiquitous Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-10265-3_28","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,10]],"date-time":"2019-03-10T08:28:14Z","timestamp":1552206494000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-10265-3_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642102646","9783642102653"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-10265-3_28","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}