{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:55:06Z","timestamp":1725540906812},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642104848"},{"type":"electronic","value":"9783642104855"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-10485-5_1","type":"book-chapter","created":{"date-parts":[[2009,11,13]],"date-time":"2009-11-13T07:23:22Z","timestamp":1258097002000},"page":"1-13","source":"Crossref","is-referenced-by-count":0,"title":["A Fully Data-Driven Reconfigurable Architecture with Very Coarse-Grained Execution Units"],"prefix":"10.1007","author":[{"given":"Yuzhong","family":"Jiao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin\u2019an","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuewen","family":"Ni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"1_CR1","first-page":"461","volume-title":"1996 Workshop on VLSI Signal Processing","author":"A. Abnous","year":"1996","unstructured":"Abnous, A., Rabaey, J.: Ultra-low-power domain-specific multimedia processors. In: 1996 Workshop on VLSI Signal Processing, pp. 461\u2013470. IEEE Press, New York (1996)"},{"issue":"11","key":"1_CR2","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1109\/MC.1980.1653418","volume":"13","author":"J.B. Dennis","year":"1980","unstructured":"Dennis, J.B.: Data flow supercomputers. Computer\u00a013(11), 48\u201356 (1980)","journal-title":"Computer"},{"issue":"1","key":"1_CR3","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1109\/MC.1982.1653825","volume":"15","author":"H.T. Kung","year":"1982","unstructured":"Kung, H.T.: Why systolic architectures? Computer\u00a015(1), 37\u201346 (1982)","journal-title":"Computer"},{"issue":"8","key":"1_CR4","doi-asserted-by":"publisher","first-page":"54","DOI":"10.1109\/MC.2003.1220582","volume":"36","author":"U.J. Kapasi","year":"2003","unstructured":"Kapasi, U.J., Rixner, S., Dally, W.J., Abn, J.H., Mattson, P., Owens, J.D.: Programmable stream processors. Computer\u00a036(8), 54\u201362 (2003)","journal-title":"Computer"},{"issue":"7","key":"1_CR5","doi-asserted-by":"publisher","first-page":"134","DOI":"10.1109\/MCOM.2003.1215650","volume":"41","author":"S. Srikanteswara","year":"2003","unstructured":"Srikanteswara, S., Palat, R.C., Reed, J.H., Athanas, P.: An overview of configurable computing machines for software radio handsets. IEEE Communications Magazine\u00a041(7), 134\u2013141 (2003)","journal-title":"IEEE Communications Magazine"},{"key":"1_CR6","doi-asserted-by":"publisher","first-page":"642","DOI":"10.1109\/DATE.2001.915091","volume-title":"2001 Conference on Design, automation and test in Europe","author":"R. Hartenstein","year":"2001","unstructured":"Hartenstein, R.: A decade of reconfigurable computing: a visionary retrospective. In: 2001 Conference on Design, automation and test in Europe, pp. 642\u2013649. ACM Press, New York (2001)"},{"issue":"2","key":"1_CR7","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1145\/508352.508353","volume":"34","author":"K. Compton","year":"2002","unstructured":"Compton, K., Hauck, S.: Reconfigurable computing: a survey of systems and software. ACM Computing Surveys\u00a034(2), 171\u2013210 (2002)","journal-title":"ACM Computing Surveys"},{"key":"1_CR8","first-page":"193","volume-title":"2005 IEE proceedings of Computers and Digital Techniques","author":"T.J. Todman","year":"2005","unstructured":"Todman, T.J., Constantinides, G.A., Wilton, S.J.E., Mencer, O., Luk, W., Cheung, P.Y.K.: Reconfigurable computing: architectures and design methods. In: 2005 IEE proceedings of Computers and Digital Techniques, pp. 193\u2013207. IEEE Press, New York (2005)"},{"key":"1_CR9","unstructured":"Abdin, Z., Svensson, B.: Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing. Microprocessors and Microsystems (2008), doi:10.1016\/j.micro.2008. 10.003"},{"issue":"10","key":"1_CR10","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1109\/2.7055","volume":"21","author":"I. Koren","year":"1988","unstructured":"Koren, I., Mendelson, B., Peled, I., Silberman, G.M.: A data-driven VLSI Array for Arbitrary Algorithms. Computer\u00a021(10), 30\u201343 (1988)","journal-title":"Computer"},{"issue":"12","key":"1_CR11","doi-asserted-by":"publisher","first-page":"1895","DOI":"10.1109\/4.173120","volume":"27","author":"D.C. Chen","year":"1992","unstructured":"Chen, D.C., Rabaey, J.M.: A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data paths. IEEE Journal of Solid-State Circuits\u00a027(12), 1895\u20131904 (1992)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"1_CR12","first-page":"2","volume-title":"31st Annual International Symposium on Computer Architecture","author":"M.B. Taylor","year":"2004","unstructured":"Taylor, M.B., Lee, W., Miller, J., et al.: Evaluation of the RAW microprocessor: an exposed-wire-delay architecture for ILP and streams. In: 31st Annual International Symposium on Computer Architecture, pp. 2\u201313. IEEE Press, New York (2004)"},{"key":"1_CR13","first-page":"106","volume-title":"2005 Conference on Design, Automation and Test in Europe (DATE 2005)","author":"A. Duller","year":"2005","unstructured":"Duller, A., Towner, D., Panesar, G., Gray, A., Robbins, W.: PicoArray technology: the tool\u2019s story. In: 2005 Conference on Design, Automation and Test in Europe (DATE 2005), pp. 106\u2013111. IEEE Press, New York (2005)"},{"key":"1_CR14","unstructured":"Yu, Z.: High performance and energy efficient multi-core systems for DSP applications. Ph.D. Thesis, University of California, Davis (2007)"},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"Vejanovski, R., Stojcevski, A., Singh, J., Faulkner, M., Zayegh, A.: A highly efficient reconfigurable architecture for an UTRA-TDD mobile station receiver. In: 2003 International Symposium on Circuits and Systems (ISCAS 2003), pp. II45\u2013II48. IEEE Press, New York (2003)","DOI":"10.1109\/ISCAS.2003.1205882"},{"key":"1_CR16","first-page":"22","volume-title":"2008 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS 2008)","author":"A.O. El-Rayis","year":"2008","unstructured":"El-Rayis, A.O., Arslan, T., Erdogan, A.T.: Addressing future space challenges using reconfigurable instruction cell based architectures. In: 2008 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS 2008), pp. 22\u201325. IEEE Press, New York (2008)"},{"issue":"4","key":"1_CR17","doi-asserted-by":"publisher","first-page":"329","DOI":"10.1155\/1996\/95942","volume":"4","author":"D. Cherepacha","year":"1996","unstructured":"Cherepacha, D., Lewis, D.: DP-FPGA: an FPGA architecture optimized for datapaths. VLSI Design\u00a04(4), 329\u2013343 (1996)","journal-title":"VLSI Design"},{"key":"1_CR18","doi-asserted-by":"publisher","first-page":"169","DOI":"10.1109\/HICSS.1993.270747","volume-title":"The Twenty-sixth Hawaii International Conference on System Sciences","author":"A.K.W. Yeung","year":"1993","unstructured":"Yeung, A.K.W., Rabaey, J.M.: A reconfigurable data-driven multiprocessor architecture for rapid prototyping of high throughput DSP algorithms. In: The Twenty-sixth Hawaii International Conference on System Sciences, pp. 169\u2013178. IEEE Press, New York (1993)"},{"key":"1_CR19","doi-asserted-by":"publisher","first-page":"135","DOI":"10.1145\/296399.296444","volume-title":"1999 ACM\/SIGDA Seventh International Symposium on Field Programmable Gate Arrays","author":"A. Marshall","year":"1999","unstructured":"Marshall, A., Stansfield, T., Kostarnov, I., Vuillemin, J., Hutchings, B.: A reconfigurable arithmetic array for multimedia applications. In: 1999 ACM\/SIGDA Seventh International Symposium on Field Programmable Gate Arrays, pp. 135\u2013143. ACM Press, New York (1999)"},{"key":"1_CR20","doi-asserted-by":"publisher","first-page":"157","DOI":"10.1109\/FPGA.1996.564808","volume-title":"1996 IEEE symposium on FPGAs for custom computing machines","author":"E. Mirsky","year":"1996","unstructured":"Mirsky, E., Dehon, A.: MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources. In: 1996 IEEE symposium on FPGAs for custom computing machines, pp. 157\u2013166. IEEE Press, New York (1996)"},{"issue":"5","key":"1_CR21","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H. Singh","year":"2000","unstructured":"Singh, H., Lee, M., Lu, G., Kurdahi, F.J., Bagherzadeh, N., Chaves, F.E.M.: MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Transactions on Computers\u00a049(5), 465\u2013481 (2000)","journal-title":"IEEE Transactions on Computers"}],"container-title":["Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering","Scalable Information Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-10485-5_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,10]],"date-time":"2019-03-10T13:55:02Z","timestamp":1552226102000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-10485-5_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642104848","9783642104855"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-10485-5_1","relation":{},"ISSN":["1867-8211","1867-822X"],"issn-type":[{"type":"print","value":"1867-8211"},{"type":"electronic","value":"1867-822X"}],"subject":[],"published":{"date-parts":[[2009]]}}}