{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,14]],"date-time":"2025-05-14T18:43:33Z","timestamp":1747248213160},"publisher-location":"Berlin, Heidelberg","reference-count":37,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642113185"},{"type":"electronic","value":"9783642113192"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11319-2_3","type":"book-chapter","created":{"date-parts":[[2010,1,6]],"date-time":"2010-01-06T00:00:05Z","timestamp":1262736005000},"page":"3-22","source":"Crossref","is-referenced-by-count":22,"title":["Static Timing Analysis for Hard Real-Time Systems"],"prefix":"10.1007","author":[{"given":"Reinhard","family":"Wilhelm","sequence":"first","affiliation":[]},{"given":"Sebastian","family":"Altmeyer","sequence":"additional","affiliation":[]},{"given":"Claire","family":"Burgui\u00e8re","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Grund","sequence":"additional","affiliation":[]},{"given":"J\u00f6rg","family":"Herter","sequence":"additional","affiliation":[]},{"given":"Jan","family":"Reineke","sequence":"additional","affiliation":[]},{"given":"Bj\u00f6rn","family":"Wachter","sequence":"additional","affiliation":[]},{"given":"Stephan","family":"Wilhelm","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"3","key":"3_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1347375.1347389","volume":"7","author":"R. Wilhelm","year":"2008","unstructured":"Wilhelm, R., et al.: The worst-case execution-time problem\u2014overview of methods and survey of tools. Trans. on Embedded Computing Sys.\u00a07(3), 1\u201353 (2008)","journal-title":"Trans. on Embedded Computing Sys."},{"key":"3_CR2","unstructured":"Petters, S.M.: Worst-Case Execution-Time Estimation for Advanced Processor Architectures. PhD thesis, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany (2002)"},{"key":"3_CR3","first-page":"279","volume-title":"Proceedings of the 23rd IEEE Real-Time Systems Symposium","author":"G. Bernat","year":"2002","unstructured":"Bernat, G., Colin, A., Petters, S.M.: WCET analysis of probabilistic hard real-time systems. In: Proceedings of the 23rd IEEE Real-Time Systems Symposium, Washington, DC, USA, p. 279. IEEE Computer Society, Los Alamitos (2002)"},{"key":"3_CR4","unstructured":"Wenzel, I.: Measurement-Based Timing Analysis of Superscalar Processors. PhD thesis, Technische Universit\u00e4t Wien, Vienna, Austria (2006)"},{"key":"3_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"469","DOI":"10.1007\/3-540-45449-7_32","volume-title":"Embedded Software","author":"C. Ferdinand","year":"2001","unstructured":"Ferdinand, C., Heckmann, R., Langenbach, M., Martin, F., Schmidt, M., Theiling, H., Thesing, S., Wilhelm, R.: Reliable and precise WCET determination for a real-life processor. In: Henzinger, T.A., Kirsch, C.M. (eds.) EMSOFT 2001. LNCS, vol.\u00a02211, pp. 469\u2013485. Springer, Heidelberg (2001)"},{"key":"3_CR6","doi-asserted-by":"publisher","first-page":"157","DOI":"10.1023\/B:TIME.0000045316.66276.6e","volume":"28","author":"L. Thiele","year":"2004","unstructured":"Thiele, L., Wilhelm, R.: Design for timing predictability. Real-Time Sys.\u00a028, 157\u2013177 (2004)","journal-title":"Real-Time Sys."},{"issue":"7","key":"3_CR7","doi-asserted-by":"publisher","first-page":"966","DOI":"10.1109\/TCAD.2009.2013287","volume":"28","author":"R. Wilhelm","year":"2009","unstructured":"Wilhelm, R., Grund, D., Reineke, J., Schlickling, M., Pister, M., Ferdinand, C.: Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. IEEE Transactions on CAD of Integrated Circuits and Systems\u00a028(7), 966\u2013978 (2009)","journal-title":"IEEE Transactions on CAD of Integrated Circuits and Systems"},{"issue":"2","key":"3_CR8","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1007\/s11241-007-9032-3","volume":"37","author":"J. Reineke","year":"2007","unstructured":"Reineke, J., Grund, D., Berg, C., Wilhelm, R.: Timing predictability of cache replacement policies. Real-Time Sys.\u00a037(2), 99\u2013122 (2007)","journal-title":"Real-Time Sys."},{"key":"3_CR9","unstructured":"Reineke, J.: Caches in WCET Analysis. PhD thesis, Saarland University, Saarbr\u00fccken, Germany (2008)"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"Wilhelm, S., Wachter, B.: Symbolic state traversal for WCET analysis. In: International Conference on Embedded Software, pp. 137\u2013146 (2009)","DOI":"10.1145\/1629335.1629354"},{"key":"3_CR11","first-page":"14","volume-title":"Handbook on Embedded Systems","author":"R. Wilhelm","year":"2005","unstructured":"Wilhelm, R.: Determining bounds on execution times. In: Zurawski, R. (ed.) Handbook on Embedded Systems, pp. 14\u201323. CRC Press, Boca Raton (2005)"},{"key":"3_CR12","unstructured":"Reineke, J., Wachter, B., Thesing, S., Wilhelm, R., Polian, I., Eisinger, J., Becker, B.: A definition and classification of timing anomalies. In: Proceedings of 6th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis (2006)"},{"issue":"7","key":"3_CR13","first-page":"1038","volume":"91","author":"R. Heckmann","year":"2003","unstructured":"Heckmann, R., Langenbach, M., Thesing, S., Wilhelm, R.: The influence of processor architecture on the design and the results of WCET tools. Real-Time Sys.\u00a091(7), 1038\u20131054 (2003)","journal-title":"Real-Time Sys."},{"key":"3_CR14","unstructured":"Theiling, H.: Control-Flow Graphs For Real-Time Systems Analysis. PhD thesis, Saarland University, Saarbr\u00fccken, Germany (2002)"},{"key":"3_CR15","doi-asserted-by":"publisher","first-page":"238","DOI":"10.1145\/512950.512973","volume-title":"Proceedings of the 4th ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages","author":"P. Cousot","year":"1977","unstructured":"Cousot, P., Cousot, R.: Abstract interpretation: A unified lattice model for static analysis of programs by construction or approximation of fixpoints. In: Proceedings of the 4th ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages, pp. 238\u2013252. ACM Press, New York (1977)"},{"key":"3_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1298","DOI":"10.1007\/BFb0002886","volume-title":"Euro-Par \u201997 Parallel Processing","author":"A. Ermedahl","year":"1997","unstructured":"Ermedahl, A., Gustafsson, J.: Deriving annotations for tight calculation of execution time. In: Lengauer, C., Griebl, M., Gorlatch, S. (eds.) Euro-Par 1997. LNCS, vol.\u00a01300, pp. 1298\u20131307. Springer, Heidelberg (1997)"},{"key":"3_CR17","doi-asserted-by":"crossref","unstructured":"Healy, C., Sj\u00f6din, M., Rustagi, V., Whalley, D., van Engelen, R.: Supporting timing analysis by automatic bounding of loop iterations. Real-Time Sys., 129\u2013156 (2000)","DOI":"10.1023\/A:1008189014032"},{"key":"3_CR18","unstructured":"Stein, I., Martin, F.: Analysis of path exclusion at the machine code level. In: Proceedings of the 7th Intl. Workshop on Worst-Case Execution-Time Analysis (2007)"},{"key":"3_CR19","unstructured":"Engblom, J.: Processor Pipelines and Static Worst-Case Execution Time Analysis. PhD thesis, Dept. of Information Technology, Uppsala University (2002)"},{"key":"3_CR20","unstructured":"Thesing, S.: Safe and Precise WCET Determinations by Abstract Interpretation of Pipeline Models. PhD thesis, Saarland University, Saarbr\u00fccken, Germany (2004)"},{"issue":"2-3","key":"3_CR21","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1023\/A:1008186323068","volume":"17","author":"C. Ferdinand","year":"1999","unstructured":"Ferdinand, C., Wilhelm, R.: Efficient and precise cache behavior prediction for real-time systems. Real-Time Sys.\u00a017(2-3), 131\u2013181 (1999)","journal-title":"Real-Time Sys."},{"key":"3_CR22","doi-asserted-by":"crossref","unstructured":"Li, Y.T.S., Malik, S.: Performance analysis of embedded software using implicit path enumeration. In: Proceedings of the 32nd ACM\/IEEE Design Automation Conference, pp. 456\u2013461 (1995)","DOI":"10.1145\/217474.217570"},{"key":"3_CR23","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"349","DOI":"10.1007\/3-540-45828-X_26","volume-title":"Embedded Software","author":"H. Theiling","year":"2002","unstructured":"Theiling, H.: ILP-based interprocedural path analysis. In: Sangiovanni-Vincentelli, A.L., Sifakis, J. (eds.) EMSOFT 2002. LNCS, vol.\u00a02491, pp. 349\u2013363. Springer, Heidelberg (2002)"},{"key":"3_CR24","doi-asserted-by":"publisher","first-page":"625","DOI":"10.1109\/DSN.2003.1209972","volume-title":"Proceedings of the 2003 Intl. Conference on Dependable Systems and Networks","author":"S. Thesing","year":"2003","unstructured":"Thesing, S., Souyris, J., Heckmann, R., Randimbivololona, F., Langenbach, M., Wilhelm, R., Ferdinand, C.: An abstract interpretation-based timing validation of hard real-time avionics software systems. In: Proceedings of the 2003 Intl. Conference on Dependable Systems and Networks, pp. 625\u2013632. IEEE Computer Society, Los Alamitos (2003)"},{"key":"3_CR25","unstructured":"Berg, C.: PLRU cache domino effects. In: Mueller, F. (ed.) 6th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis, Internationales Begegnungs- und Forschungszentrum f\u00fcr Informatik (IBFI), Schloss Dagstuhl, Germany (2006)"},{"key":"3_CR26","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1109\/ECRTS.2009.21","volume-title":"Proceedings of the 21st Euromicro Conference on Real-Time Systems","author":"S. Altmeyer","year":"2009","unstructured":"Altmeyer, S., Burgui\u00e8re, C.: A new notion of useful cache block to improve the bounds of cache-related preemption delay. In: Proceedings of the 21st Euromicro Conference on Real-Time Systems, pp. 109\u2013118. IEEE Computer Society Press, Los Alamitos (2009)"},{"key":"3_CR27","doi-asserted-by":"publisher","first-page":"192","DOI":"10.1109\/RTTAS.1997.601358","volume-title":"Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium","author":"R.T. White","year":"1997","unstructured":"White, R.T., Healy, C.A., Whalley, D.B., Mueller, F., Harmon, M.G.: Timing analysis for data caches and set-associative caches. In: Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium, Washington, DC, USA, p. 192. IEEE Computer Society, Los Alamitos (1997)"},{"key":"3_CR28","doi-asserted-by":"crossref","unstructured":"Ghosh, S., Martonosi, M., Malik, S.: Precise miss analysis for program transformations with caches of arbitrary associativity. In: Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 228\u2013239 (1998)","DOI":"10.1145\/291069.291051"},{"key":"3_CR29","doi-asserted-by":"publisher","first-page":"286","DOI":"10.1145\/378795.378859","volume-title":"Proceedings of the ACM SIGPLAN 2001 Conference on Programming Language Design and Implementation","author":"S. Chatterjee","year":"2001","unstructured":"Chatterjee, S., Parker, E., Hanlon, P.J., Lebeck, A.R.: Exact analysis of the cache behavior of nested loops. In: Proceedings of the ACM SIGPLAN 2001 Conference on Programming Language Design and Implementation, pp. 286\u2013297. ACM Press, New York (2001)"},{"key":"3_CR30","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1145\/1375657.1375665","volume-title":"Proceedings of the 2008 ACM SIGPLAN-SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems","author":"J. Reineke","year":"2008","unstructured":"Reineke, J., Grund, D.: Relative competitive analysis of cache replacement policies. In: Proceedings of the 2008 ACM SIGPLAN-SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems, pp. 51\u201360. ACM, New York (2008)"},{"key":"3_CR31","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"120","DOI":"10.1007\/978-3-642-03237-0_10","volume-title":"SAS 2009","author":"D. Grund","year":"2009","unstructured":"Grund, D., Reineke, J.: Abstract interpretation of FIFO replacement. In: Palsberg, J., Su, Z. (eds.) SAS 2009. LNCS, vol.\u00a05673, pp. 120\u2013136. Springer, Heidelberg (2009)"},{"key":"3_CR32","unstructured":"Herter, J., Reineke, J.: Making dynamic memory allocation static to support WCET analyses. In: Proceedings of 9th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis (2009)"},{"key":"3_CR33","unstructured":"Herter, J., Reineke, J., Wilhelm, R.: CAMA: Cache-aware memory allocation for WCET analysis. In: Caccamo, M. (ed.) Proceedings Work-In-Progress Session of the 20th Euromicro Conference on Real-Time Systems, pp. 24\u201327 (2008)"},{"issue":"3","key":"3_CR34","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1145\/514188.514190","volume":"24","author":"M. Sagiv","year":"2002","unstructured":"Sagiv, M., Reps, T., Wilhelm, R.: Parametric shape analysis via 3-valued logic. Trans. on Programming Languages and Sys.\u00a024(3), 217\u2013298 (2002)","journal-title":"Trans. on Programming Languages and Sys."},{"key":"3_CR35","doi-asserted-by":"crossref","unstructured":"Bryant, R.: Graph based algorithms for boolean function manipulation. IEEE Transactions on Computers (1986)","DOI":"10.1109\/TC.1986.1676819"},{"key":"3_CR36","volume-title":"Proceedings of the 5th Annual Symposium on Logic in Computer Science","author":"J. Burch","year":"1990","unstructured":"Burch, J., Clarke, E., McMillan, K., Dill, D., Hwang, J.: Symbolic model checking: 1020 states and beyond. In: Proceedings of the 5th Annual Symposium on Logic in Computer Science. IEEE Comp. Soc. Press, Los Alamitos (1990)"},{"key":"3_CR37","unstructured":"Ranjan, R., Aziz, A., Brayton, R., Plessier, B., Pixley, C.: Efficient BDD Algorithms for FSM Synthesis and Verification. In: Proceedings of IEEE\/ACM International Workshop on Logic Synthesis, Lake Tahoe, USA (1995)"}],"container-title":["Lecture Notes in Computer Science","Verification, Model Checking, and Abstract Interpretation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11319-2_3.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T21:39:31Z","timestamp":1606167571000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11319-2_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642113185","9783642113192"],"references-count":37,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11319-2_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}