{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T03:10:02Z","timestamp":1739848202509,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642113215"},{"type":"electronic","value":"9783642113222"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11322-2_36","type":"book-chapter","created":{"date-parts":[[2010,2,9]],"date-time":"2010-02-09T10:17:59Z","timestamp":1265710679000},"page":"365-375","source":"Crossref","is-referenced-by-count":1,"title":["Performance Evaluation of a Wormhole-Routed Algorithm for Irregular Mesh NoC Interconnect"],"prefix":"10.1007","author":[{"given":"Arshin","family":"Rezazadeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ladan","family":"Momeni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmood","family":"Fathy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"36_CR1","doi-asserted-by":"crossref","unstructured":"Ali, M., Welzl, M., Zwicknagl, M., Hellebrand, S.: Considerations for fault-tolerant network on chips. In: The 17th International Conference on Microelectronics, December 13-15, pp. 178\u2013182 (2005)","DOI":"10.1109\/ICM.2005.1590063"},{"key":"36_CR2","doi-asserted-by":"crossref","unstructured":"Benini, L., De Micheli, G.: Networks on chips: A new SoC paradigm. IEEE Computer, 70\u201378 (January 2002)","DOI":"10.1109\/2.976921"},{"issue":"7","key":"36_CR3","doi-asserted-by":"publisher","first-page":"848","DOI":"10.1109\/12.392844","volume":"44","author":"R.V. Boppana","year":"1995","unstructured":"Boppana, R.V., Chalasani, S.: Fault-tolerant wormhole routing algorithms for mesh networks. IEEE Trans. Computers\u00a044(7), 848\u2013864 (1995)","journal-title":"IEEE Trans. Computers"},{"issue":"2","key":"36_CR4","first-page":"194","volume":"3","author":"W.J. National Dally","year":"1992","unstructured":"National Dally, W.J.: Virtual channel flow control. IEEE TPDS\u00a03(2), 194\u2013205 (1992)","journal-title":"IEEE TPDS"},{"issue":"5","key":"36_CR5","doi-asserted-by":"publisher","first-page":"547","DOI":"10.1109\/TC.1987.1676939","volume":"36","author":"W.J. Dally","year":"1987","unstructured":"Dally, W.J., Seitz, C.L.: Deadlock-free message routing in multiprocessor interconnection networks. IEEE Trans. Computers\u00a036(5), 547\u2013553 (1987)","journal-title":"IEEE Trans. Computers"},{"key":"36_CR6","volume-title":"Principles and practices of interconnection networks","author":"W.J. Dally","year":"2004","unstructured":"Dally, W.J., Towles, B.: Principles and practices of interconnection networks. Morgan Kaufman Publishers, San Francisco (2004)"},{"key":"36_CR7","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route packets, not wires: On-chip interconnection networks. In: Proceedings of Design Automation Conference, Las Vegas, NV, USA, June 18-21, pp. 684\u2013689 (2001)","DOI":"10.1145\/378239.379048"},{"key":"36_CR8","volume-title":"Interconnection networks: An engineering approach","author":"J. Duato","year":"2003","unstructured":"Duato, J., Yalamanchili, S., Ni, L.: Interconnection networks: An engineering approach. Morgan Kaufmann, San Francisco (2003)"},{"key":"36_CR9","doi-asserted-by":"crossref","unstructured":"Guerrier, P., Greiner, A.: A generic architecture for on-chip packet-switched interconnections. In: Proceedings of Design Automation and Test in Europe Conference and Exhibition, Paris, France, March 27-30, pp. 250\u2013256 (2000)","DOI":"10.1145\/343647.343776"},{"key":"36_CR10","unstructured":"Hemani, A., Jantsch, A., Kumar, S., Postula, A., Oberg, J., Millberg, M., Lindqvist, D.: Network on chip: an architecture for billion transistor era. In: IEEE NorChip Conf., November 2000, pp. 120\u2013124 (2000)"},{"key":"36_CR11","doi-asserted-by":"crossref","unstructured":"Kumar, S., Jantsch, A., Millberg, M., Oberg, J., Soininen, J., Forsell, M., Tiensyrj, K., Hemani, A.: A network on chip architecture and design methodology. In: Symposium on VLSI, April 2002, pp. 117\u2013124 (2002)","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"36_CR12","unstructured":"Matsutani, H., Koibuchi, M., Yamada, Y., Jouraku, A., Amano, H.: Non-minimal routing strategy for application-specific networks-on-chips. In: ICPP 2005, International Conference Workshops on Parallel Processing, June 14-17, 2005, pp. 273\u2013280 (2005)"},{"key":"36_CR13","unstructured":"Rezazadeh, A., Fathy, M., Hassanzadeh, A.: If-cube3: an improved fault-tolerant routing algorithm to achieve less latency in NoCs. In: IACC 2009, IEEE International Advanced Computing Conference, March 6-7, 2009, pp. 278\u2013283 (2009)"},{"key":"36_CR14","first-page":"81","volume-title":"Second International Conference on Contemporary Computing (IC3 2009), Communications in Computer and Information Science (CCIS)","author":"A. Rezazadeh","year":"2009","unstructured":"Rezazadeh, A., Fathy, M.: Throughput Considerations of Fault-Tolerant Routing in Network-on-Chip. In: Second International Conference on Contemporary Computing (IC3 2009), Communications in Computer and Information Science (CCIS), August 17-19, vol.\u00a040, pp. 81\u201392. Springer, Heidelberg (2009)"},{"key":"36_CR15","doi-asserted-by":"crossref","unstructured":"Srinivasan, K., Chatha, K.S.: A technique for low energy mapping and routing in network-on-chip architectures. In: ISLPED\u201905, pp. 387-392, San Diego, California, USA, August 8-10 (2005)","DOI":"10.1145\/1077603.1077695"},{"issue":"9","key":"36_CR16","doi-asserted-by":"publisher","first-page":"1040","DOI":"10.1109\/12.620485","volume":"46","author":"P.H. Sui","year":"1997","unstructured":"Sui, P.H., Wang, S.D.: An improved algorithm for fault-tolerant wormhole routing in meshes. IEEE Trans. on Computers\u00a046(9), 1040\u20131042 (1997)","journal-title":"IEEE Trans. on Computers"}],"container-title":["Lecture Notes in Computer Science","Distributed Computing and Networking"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11322-2_36","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T02:37:49Z","timestamp":1739846269000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11322-2_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642113215","9783642113222"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11322-2_36","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}