{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T12:59:14Z","timestamp":1725627554752},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642115141"},{"type":"electronic","value":"9783642115158"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11515-8_14","type":"book-chapter","created":{"date-parts":[[2010,1,20]],"date-time":"2010-01-20T14:58:47Z","timestamp":1263999527000},"page":"171-185","source":"Crossref","is-referenced-by-count":13,"title":["Memory-Aware Application Mapping on Coarse-Grained Reconfigurable Arrays"],"prefix":"10.1007","author":[{"given":"Yongjoo","family":"Kim","sequence":"first","affiliation":[]},{"given":"Jongeun","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Aviral","family":"Shrivastava","sequence":"additional","affiliation":[]},{"given":"Jonghee","family":"Yoon","sequence":"additional","affiliation":[]},{"given":"Yunheung","family":"Paek","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"14_CR1","unstructured":"Bormans, J.: Reconfigurable array processor satisfies multi-core platforms. Chip Design Magazine (2006)"},{"issue":"5","key":"14_CR2","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H. Singh","year":"2000","unstructured":"Singh, H., Lee, M.-H., Lu, G., Bagherzadeh, N., Kurdahi, F., Filho, E.: Morphosys: An integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Trans. Comput.\u00a049(5), 465\u2013481 (2000)","journal-title":"IEEE Trans. Comput."},{"key":"14_CR3","first-page":"12","volume-title":"DATE 2005","author":"Y. Kim","year":"2005","unstructured":"Kim, Y., Kiemb, M., Park, C., Jung, J., Choi, K.: Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization. In: DATE 2005, Washington, DC, USA, pp. 12\u201317. IEEE Computer Society, Los Alamitos (2005)"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"Mei, B., Vernalde, S., Verkest, D., Lauwereins, R.: Design methodology for a tightly coupled vliw\/reconfigurable matrix architecture: A case study. In: DATE 2004, p. 21224 (2004)","DOI":"10.1109\/DATE.2004.1269063"},{"key":"14_CR5","first-page":"642","volume-title":"DATE 2001","author":"R. Hartenstein","year":"2001","unstructured":"Hartenstein, R.: A decade of reconfigurable computing: a visionary retrospective. In: DATE 2001, Piscataway, NJ, USA, pp. 642\u2013649. IEEE Press, Los Alamitos (2001)"},{"key":"14_CR6","first-page":"26","volume":"20","author":"J. Lee","year":"2003","unstructured":"Lee, J., Choi, K., Dutt, N.: Compilation approach for coarse-grained reconfigurable architectures. IEEE D&T\u00a020, 26\u201333 (2003)","journal-title":"IEEE D&T"},{"issue":"7","key":"14_CR7","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1145\/780731.780758","volume":"38","author":"J. Lee","year":"2003","unstructured":"Lee, J., Choi, K., Dutt, N.: An algorithm for mapping loops onto coarse-grained reconfigurable architectures. ACM SIGPLAN Notices\u00a038(7), 183\u2013188 (2003)","journal-title":"ACM SIGPLAN Notices"},{"key":"14_CR8","unstructured":"Mei, B., Vernalde, S., Verkest, D., De Man, H., Lauwereins, R.: Dresc: a retargetable compiler for coarse-grained reconfigurable architectures, December 2002, pp. 166\u2013173 (2002)"},{"key":"14_CR9","doi-asserted-by":"publisher","first-page":"136","DOI":"10.1145\/1176760.1176778","volume-title":"CASES 2006","author":"H. Park","year":"2006","unstructured":"Park, H., Fan, K., Kudlur, M., Mahlke, S.: Modulo graph embedding: mapping applications onto coarse-grained reconfigurable architectures. In: CASES 2006, pp. 136\u2013146. ACM, New York (2006)"},{"key":"14_CR10","doi-asserted-by":"crossref","unstructured":"Hatanaka, A., Bagherzadeh, N.: A modulo scheduling algorithm for a coarse-grain reconfigurable array template. In: IPDPS 2007, March 2007, pp. 1\u20138 (2007)","DOI":"10.1109\/IPDPS.2007.370371"},{"key":"14_CR11","unstructured":"Ahn, M., Yoon, J., Paek, Y., Kim, Y., Kiemb, M., Choi, K.: A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures. In: DATE 2006, 3001 Leuven, Belgium, pp. 363\u2013368. European Design and Automation Association (2006)"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Yoon, J., Shrivastava, A., Park, S., Ahn, M., Jeyapaul, R., Paek, Y.: Spkm: a novel graph drawing based algorithm for application mapping onto coarse-grained reconfigurable architectures. In: ASP-DAC 2008, pp. 776\u2013782 (2008)","DOI":"10.1109\/ASPDAC.2008.4484056"},{"key":"14_CR13","doi-asserted-by":"publisher","first-page":"166","DOI":"10.1145\/1454115.1454140","volume-title":"PACT 2008","author":"H. Park","year":"2008","unstructured":"Park, H., Fan, K., Mahlke, S., Oh, T., Kim, H., Kim, H.: Edge-centric modulo scheduling for coarse-grained reconfigurable architectures. In: PACT 2008, pp. 166\u2013176. ACM, New York (2008)"},{"key":"14_CR14","doi-asserted-by":"publisher","first-page":"116","DOI":"10.1145\/502217.502235","volume-title":"CASES 2001","author":"G. Venkataramani","year":"2001","unstructured":"Venkataramani, G., Najjar, W., Kurdahi, F., Bagherzadeh, N., Bohm, W.: A compiler framework for mapping applications to a coarse-grained reconfigurable computer architecture. In: CASES 2001, pp. 116\u2013125. ACM Press, New York (2001)"},{"key":"14_CR15","doi-asserted-by":"crossref","unstructured":"Lee, W., Barua, R., Frank, M., Srikrishna, D., Babb, J., Sarkar, V., Amarasinghe, S.: Space-time scheduling of instruction-level parallelism on a raw machine. In: ASPLOS-VIII, pp. 46\u201357 (1998)","DOI":"10.1145\/291069.291018"},{"issue":"4","key":"14_CR16","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1109\/MM.2008.49","volume":"28","author":"B. Bougard","year":"2008","unstructured":"Bougard, B., De Sutter, B., Verkest, D., Van der Perre, L., Lauwereins, R.: A coarse-grained array accelerator for software-defined radio baseband processing. IEEE Micro\u00a028(4), 41\u201350 (2008)","journal-title":"IEEE Micro"},{"key":"14_CR17","unstructured":"Thoziyoor, S., Muralimanohar, N., Ahn, J., Jouppi, N.: Cacti 5.1. Technical report (2008)"},{"key":"14_CR18","first-page":"161","volume-title":"ASAP 2005","author":"G. Dimitroulakos","year":"2005","unstructured":"Dimitroulakos, G., Galanis, M., Goutis, C.: Alleviating the data memory bandwidth bottleneck in coarse-grained reconfigurable arrays. In: ASAP 2005, Washington, DC, USA, pp. 161\u2013168. IEEE Computer Society, Los Alamitos (2005)"},{"key":"14_CR19","first-page":"172","volume-title":"Proc. ASAP","author":"J. Lee","year":"2003","unstructured":"Lee, J., Choi, K., Dutt, N.: Evaluating memory architectures for media applications on coarse-grained reconfigurable architectures. In: Proc. ASAP, pp. 172\u2013182. IEEE, Los Alamitos (2003)"},{"issue":"2","key":"14_CR20","doi-asserted-by":"publisher","first-page":"91","DOI":"10.1016\/j.micpro.2008.07.002","volume":"33","author":"G. Dimitroulakos","year":"2009","unstructured":"Dimitroulakos, G., Georgiopoulos, S., Galanis, M., Goutis, C.: Resource aware mapping on coarse grained reconfigurable arrays. Microprocess. Microsyst.\u00a033(2), 91\u2013105 (2009)","journal-title":"Microprocess. Microsyst."},{"key":"14_CR21","doi-asserted-by":"crossref","unstructured":"Guthaus, M., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: Mibench: A free, commercially representative embedded benchmark suite. In: IWWC, pp. 3\u201314 (2001)","DOI":"10.1109\/WWC.2001.990739"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11515-8_14.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,30]],"date-time":"2021-04-30T11:53:18Z","timestamp":1619783598000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11515-8_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642115141","9783642115158"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11515-8_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}