{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:05:10Z","timestamp":1742400310084},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642115141"},{"type":"electronic","value":"9783642115158"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11515-8_15","type":"book-chapter","created":{"date-parts":[[2010,1,20]],"date-time":"2010-01-20T09:58:47Z","timestamp":1263981527000},"page":"186-200","source":"Crossref","is-referenced-by-count":20,"title":["Maestro: Orchestrating Lifetime Reliability in Chip Multiprocessors"],"prefix":"10.1007","author":[{"given":"Shuguang","family":"Feng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shantanu","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amin","family":"Ansari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Scott","family":"Mahlke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"15_CR1","unstructured":"Alpha. 21364 family (2001), http:\/\/www.alphaprocessors.com\/21364.htm"},{"key":"15_CR2","unstructured":"Andrzejak, A., Arlitt, M., Rolia, J.: Bounding the resource savings of utility computing models. HP Laboratories (December 2002), http:\/\/www.hpl.hp.com\/techreports\/2002\/HPL-2002-339.html"},{"key":"15_CR3","doi-asserted-by":"crossref","unstructured":"Blome, J., Feng, S., Gupta, S., Mahlke, S.: Self-calibrating online wearout detection. In: Proc. of the 40th Annual International Symposium on Microarchitecture, pp. 109\u2013120 (2007)","DOI":"10.1109\/MICRO.2007.35"},{"issue":"6","key":"15_CR4","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2005.110","volume":"25","author":"S. Borkar","year":"2005","unstructured":"Borkar, S.: Designing reliable systems from unreliable components: The challenges of transistor variability and degradation. IEEE Micro\u00a025(6), 10\u201316 (2005)","journal-title":"IEEE Micro"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: A framework for architectural-level power analysis and optimizations. In: Proc. of the 27th Annual International Symposium on Computer Architecture, June 2000, pp. 83\u201394 (2000)","DOI":"10.1109\/ISCA.2000.854380"},{"key":"15_CR6","volume-title":"Small embeddable nbti sensors (sens) for tracking on-chip performance decay","author":"A. Cabe","year":"2009","unstructured":"Cabe, A., Qi, Z., Wooters, S., Blalock, T., Stan, M.: Small embeddable nbti sensors (sens) for tracking on-chip performance decay, Washington, DC, USA. IEEE Computer Society, Los Alamitos (2009)"},{"key":"15_CR7","doi-asserted-by":"crossref","unstructured":"Choi, J., Cher, C., Franke, H., Haman, H., Wedger, A., Bose, P.: Thermal-aware task scheduling at the system software level. In: Proc. of the 2007 International Symposium on Low Power Electronics and Design, August 2007, pp. 213\u2013218 (2007)","DOI":"10.1145\/1283780.1283826"},{"key":"15_CR8","doi-asserted-by":"crossref","unstructured":"Chu, P.C., Beasley, J.E.: A genetic algorithm for the generalised assignment problem\u00a024(1), 17\u201323 (1997)","DOI":"10.1016\/S0305-0548(96)00032-9"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"Donald, J., Martonosi, M.: Techniques for multicore thermal management: Classification and new exploration. In: Proc. of the 33rd Annual International Symposium on Computer Architecture (June 2006)","DOI":"10.1109\/ISCA.2006.39"},{"key":"15_CR10","doi-asserted-by":"crossref","unstructured":"Ernst, D., Das, S., Lee, S., Blaauw, D., Austin, T., Mudge, T., Kim, N.S., Flautner, K.: Razor: Circuit-level correction of timing errors for low-power operation. In: Proc. of the 37th Annual International Symposium on Microarchitecture, pp. 10\u201320 (2004)","DOI":"10.1109\/MM.2004.85"},{"key":"15_CR11","unstructured":"Feng, S., Gupta, S., Ansari, A., Mahlke, S.: Maestro: Orchestrating lifetime reliability in chip multiprocessors. Technical Report CSE-TR-557-09, University of Michigan, Ann Arbor (November 2009), http:\/\/cccp.eecs.umich.edu\/papers\/CSE-TR-557-09.pdf"},{"key":"15_CR12","unstructured":"Feng, S., Gupta, S., Mahlke, S.: Olay: Combat the signs of aging with intropsective reliability management. In: Proc. of the Workshop on Architectural Reliability (June 2008)"},{"key":"15_CR13","unstructured":"Friedrich, J., et al.: Desing of the power6 microprocessor. In: Proc. of ISSCC (February 2007)"},{"key":"15_CR14","doi-asserted-by":"crossref","unstructured":"Gupta, S., Feng, S., Ansari, A., Blome, J., Mahlke, S.: The stagenet fabric for constructing resilient multicore systems. In: Proc. of the 41st Annual International Symposium on Microarchitecture, pp. 141\u2013151 (2008)","DOI":"10.1109\/MICRO.2008.4771786"},{"key":"15_CR15","unstructured":"Li, X., Huang, B., Qin, J., Zhang, X., Talmor, M., Gur, Z., Bernstein, J.B.: Deep submicron cmos integrated circuit reliability simulation with spice. In: Proc. of the 2005 International Symposium on Quality of Electronic Design, March 2005, pp. 382\u2013389 (2005)"},{"issue":"6","key":"15_CR16","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1109\/MM.2005.114","volume":"25","author":"Z. Lu","year":"2005","unstructured":"Lu, Z., Lach, J., Stan, M.R., Skadron, K.: Improved thermal management with reliability banking. IEEE Micro\u00a025(6), 40\u201349 (2005)","journal-title":"IEEE Micro"},{"key":"15_CR17","doi-asserted-by":"crossref","unstructured":"Powell, M., Gomaa, M., Vijaykumar, T.: Heat-and-run: Leveraging smt and cmp to manage power density through the operating system. In: 12th International Conference on Architectural Support for Programming Languages and Operating Systems, October 2004, pp. 260\u2013270 (2004)","DOI":"10.1145\/1037949.1024424"},{"key":"15_CR18","unstructured":"Roberts, D., Dreslinski, R., Karl, E., Mudge, T., Sylvester, D., Blaauw, D.: When homogeneous becomes heterogeneous: Wearout aware task scheduling for streaming applications. In: Proc. of the Workshop on Operationg System Support for Heterogeneous Multicore Architectures (September 2007)"},{"key":"15_CR19","doi-asserted-by":"crossref","unstructured":"Sarangi, S., Greskamp, B., Teodorescu, R., Nakano, J., Tiwari, A., Torrellas, J.: Varius: A model of process variation and resulting timing errors for microarchitects. IEEE Transactions on Semiconductor Manufacturing, 3\u201313 (February 2008)","DOI":"10.1109\/TSM.2007.913186"},{"issue":"1","key":"15_CR20","doi-asserted-by":"publisher","first-page":"94","DOI":"10.1145\/980152.980157","volume":"1","author":"K. Skadron","year":"2004","unstructured":"Skadron, K., Stan, M.R., Sankaranarayanan, K., Huang, W., Velusamy, S., Tarjan, D.: Temperature-aware microarchitecture: Modeling and implementation. ACM Transactions on Architecture and Code Optimization\u00a01(1), 94\u2013125 (2004)","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"15_CR21","doi-asserted-by":"crossref","unstructured":"Srinivasan, J., Adve, S.V., Bose, P., Rivers, J.A.: The case for lifetime reliability-aware microprocessors. In: Proc. of the 31st Annual International Symposium on Computer Architecture, June 2004, pp. 276\u2013287 (2004)","DOI":"10.1109\/ISCA.2004.1310781"},{"issue":"6","key":"15_CR22","doi-asserted-by":"publisher","first-page":"484","DOI":"10.1109\/MDT.2006.145","volume":"23","author":"D. Sylvester","year":"2006","unstructured":"Sylvester, D., Blaauw, D., Karl, E.: Elastic: An adaptive self-healing architecture for unpredictable silicon. IEEE Journal of Design and Test\u00a023(6), 484\u2013490 (2006)","journal-title":"IEEE Journal of Design and Test"},{"key":"15_CR23","doi-asserted-by":"crossref","unstructured":"Teodorescu, R., Torrellas, J.: Variation-aware application scheduling and power management for chip multiprocessors. In: Proc. of the 35th Annual International Symposium on Computer Architecture, June 2008, pp. 363\u2013374 (2008)","DOI":"10.1109\/ISCA.2008.40"},{"key":"15_CR24","doi-asserted-by":"crossref","unstructured":"Tiwari, A., Sarangi, S., Torrellas, J.: Recycle: Pipeline adaptation to tolerate process variation. In: Proc. of the 34th Annual International Symposium on Computer Architecture, June 2007, pp. 323\u2013334 (2007)","DOI":"10.1145\/1250662.1250703"},{"key":"15_CR25","doi-asserted-by":"crossref","unstructured":"Tiwari, A., Torrellas, J.: Facelift: Hiding and slowing down aging in multicores. In: Proc. of the 41st Annual International Symposium on Microarchitecture, December 2008, pp. 129\u2013140 (2008)","DOI":"10.1109\/MICRO.2008.4771785"},{"key":"15_CR26","doi-asserted-by":"crossref","unstructured":"Winter, J., Albonesi, D.: Scheduling algorithms for unpredictably heterogeneous cmp architectures. In: Proc. of the 2008 International Conference on Dependable Systems and Networks (June 2008) (to appear)","DOI":"10.1109\/DSN.2008.4630069"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11515-8_15.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T21:41:34Z","timestamp":1606167694000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11515-8_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642115141","9783642115158"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11515-8_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}