{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:45:15Z","timestamp":1725543915017},"publisher-location":"Berlin, Heidelberg","reference-count":32,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642115141"},{"type":"electronic","value":"9783642115158"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11515-8_5","type":"book-chapter","created":{"date-parts":[[2010,1,20]],"date-time":"2010-01-20T14:58:47Z","timestamp":1263999527000},"page":"35-49","source":"Crossref","is-referenced-by-count":6,"title":["Improving Performance by Reducing Aborts in Hardware Transactional Memory"],"prefix":"10.1007","author":[{"given":"Mohammad","family":"Ansari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Behram","family":"Khan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mikel","family":"Luj\u00e1n","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christos","family":"Kotselidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris","family":"Kirkham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ian","family":"Watson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5_CR1","volume-title":"Transactional Memory","author":"J.R. Larus","year":"2006","unstructured":"Larus, J.R., Rajwar, R.: Transactional Memory. Morgan and Claypool, San Francisco (2006)"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"Ananian, C.S., Asanovic, K., Kuszmaul, B.C., Leiserson, C.E., Lie, S.: Unbounded transactional memory. In: HPCA 2005: Proceedings of the 11th International Symposium on High-Performance Computer Architecture (February 2005)","DOI":"10.1109\/HPCA.2005.41"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"Bobba, J., Goyal, N., Hill, M.D., Swift, M.M., Wood, D.A.: Tokentm: Efficient execution of large transactions with hardware transactional memory. In: ISCA 2008: Proceedings of the 35th Annual International Symposium on Computer Architecture (June 2008)","DOI":"10.1109\/ISCA.2008.24"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"Hammond, L., Wong, V., Chen, M., Carlstrom, B.D., Davis, J.D., Hertzberg, B., Prabhu, M.K., Wijaya, H., Kozyrakis, C., Olukotun, K.: Transactional memory coherence and consistency. In: ISCA 2004: Proceedings of the 31st Annual International Symposium on Computer Architecture (2004)","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"Khan, B., Horsnell, M., Rogers, I., Luj\u00e1n, M., Dinn, A., Watson, I.: An object-aware hardware transactional memory system. In: HPCC 2008: Proceedings of the 2008 10th IEEE International Conference on High Performance Computing and Communications (2008)","DOI":"10.1109\/HPCC.2008.110"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"Moore, K.E., Bobba, J., Moravan, M.M., Hill, M.D., Wood, D.A.: Logtm: Log-based transactional memory. In: HPCA 2006: Proceedings of the 12th International Symposium on High-Performance Computer Architecture (2006)","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Yen, L., Bobba, J., Marty, M.M., Moore, K.E., Volos, H., Hill, M.D., Swift, M.M., Wood, D.A.: Logtm-se: Decoupling hardware transactional memory from caches. In: HPCA 2007: Proceedings of the 13th International Symposium on High-Performance Computer Architecture (2007)","DOI":"10.1109\/HPCA.2007.346204"},{"key":"5_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"194","DOI":"10.1007\/11864219_14","volume-title":"Distributed Computing","author":"D. Dice","year":"2006","unstructured":"Dice, D., Shalev, O., Shavit, N.N.: Transactional Locking II. In: Dolev, S. (ed.) DISC 2006. LNCS, vol.\u00a04167, pp. 194\u2013208. Springer, Heidelberg (2006)"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"Harris, T., Fraser, K.: Language support for lightweight transactions. In: OOPSLA 2003: Proceedings of the 18th Annual ACM SIGPLAN conference on Object-Oriented Programing, Systems, Languages, and Applications (2003)","DOI":"10.1145\/949305.949340"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Luchangco, V., Moir, M.: A flexible framework for implementing software transactional memory. In: OOPSLA 2006: Proceedings of the 21st Annual Conference on Object-Oriented Programming Systems, Languages, and Applications (October 2006)","DOI":"10.1145\/1167473.1167495"},{"key":"5_CR11","unstructured":"Lev, Y., Luchangco, V., Marathe, V., Moir, M., Nussbaum, D., Olszewski, M.: Anatomy of a scalable software transactional memory. In: TRANSACT 2009: Fourth ACM SIGPLAN Workshop on Transactional Computing (February 2009)"},{"key":"5_CR12","unstructured":"Marathe, V., Spear, M., Herio, C., Acharya, A., Eisenstat, D., Scherer III, W., Scott, M.L.: Lowering the overhead of software transactional memory. In: TRANSACT 2006: First ACM SIGPLAN Workshop on Transactional Computing (June 2006)"},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"Saha, B., Adl-Tabatabai, A.-R., Hudson, R.L., Minh, C.C., Hertzberg, B.: McRT-STM: a high performance software transactional memory system for a multi-core runtime. In: PPoPP 2006: Proceedings of the 11th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (March 2006)","DOI":"10.1145\/1122971.1123001"},{"key":"5_CR14","doi-asserted-by":"crossref","unstructured":"Baugh, L., Neelakantam, N., Zilles, C.: Using hardware memory protection to build a high-performance, strongly atomic hybrid transactional memory. In: ISCA 2008: Proceedings of the 35th Annual International Symposium on Computer Architecture (June 2008)","DOI":"10.1109\/ISCA.2008.34"},{"key":"5_CR15","doi-asserted-by":"crossref","unstructured":"Damron, P., Fedorova, A., Lev, Y., Luchangco, V., Moir, M., Nussbaum, D.: Hybrid transactional memory. In: ASPLOS-XII: Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems (2006)","DOI":"10.1145\/1168857.1168900"},{"key":"5_CR16","unstructured":"Lev, Y., Moir, M., Nussbaum, D.: PhTM: Phased transactional memory. In: TRANSACT 2007: Second ACM SIGPLAN Workshop on Transactional Computing (2007)"},{"key":"5_CR17","doi-asserted-by":"crossref","unstructured":"Minh, C.C., Trautmann, M., Chung, J., McDonald, A., Bronson, N., Casper, J., Kozyrakis, C., Olukotun, K.: An effective hybrid transactional memory system with strong isolation guarantees. In: ISCA 2007: Proceedings of the 34th Annual International Symposium on Computer Architecture (June 2007)","DOI":"10.1145\/1250662.1250673"},{"key":"5_CR18","doi-asserted-by":"crossref","unstructured":"Bobba, J., Moore, K.E., Volos, H., Yen, L., Hill, M.D., Swift, M.M., Wood, D.A.: Performance pathologies in hardware transactional memory. In: ISCA 2007: Proceedings of the 34th annual international symposium on Computer architecture (June 2007)","DOI":"10.1145\/1250662.1250674"},{"key":"5_CR19","doi-asserted-by":"crossref","unstructured":"Ansari, M., Kotselidis, C., Jarvis, K., Luj\u00e1n, M., Kirkham, C., Watson, I.: Advanced concurrency control for transactional memory using transaction commit rate. In: EUROPAR 2008: Fourteenth European Conference on Parallel Processing (August 2008)","DOI":"10.1007\/978-3-540-85451-7_77"},{"key":"5_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/11561927_26","volume-title":"Distributed Computing","author":"V. Marathe","year":"2005","unstructured":"Marathe, V., Scherer III, W., Scott, M.L.: Adaptive software transactional memory. In: Fraigniaud, P. (ed.) DISC 2005. LNCS, vol.\u00a03724. Springer, Heidelberg (2005)"},{"key":"5_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1007\/978-3-540-92990-1_3","volume-title":"High Performance Embedded Architectures and Compilers","author":"M. Ansari","year":"2009","unstructured":"Ansari, M., Kotselidis, C., Jarvis, K., Luj\u00e1n, M., Kirkham, C., Watson, I.: Steal-on-abort: Dynamic transaction reordering to reduce conflicts in transactional memory. In: Seznec, A., Emer, J., O\u2019Boyle, M., Martonosi, M., Ungerer, T. (eds.) HiPEAC 2009. LNCS, vol.\u00a05409, pp. 4\u201318. Springer, Heidelberg (2009)"},{"key":"5_CR22","doi-asserted-by":"crossref","unstructured":"Kongetira, P., Aingaran, K., Olukotun, K.: Niagara: A 32-way multithreaded sparc processor. IEEE Micro\u00a025(2) (April 2005)","DOI":"10.1109\/MM.2005.35"},{"key":"5_CR23","doi-asserted-by":"crossref","unstructured":"Magnusson, P.S., Christensson, M., Eskilson, J., Forsgren, D., H\u00e5llberg, G., H\u00f6gberg, J., Larsson, F., Moestedt, A., Werner, B.: Simics: A full system simulation platform. IEEE Computer\u00a035(2) (2002)","DOI":"10.1109\/2.982916"},{"key":"5_CR24","doi-asserted-by":"crossref","unstructured":"Martin, M.M.K., Sorin, D.J., Beckmann, B.M., Marty, M.R., Xu, M., Alameldeen, A.R., Moore, K.E., Hill, M.D., Wood, D.A.: Multifacet\u2019s general execution-driven multiprocessor simulator (gems) toolset. SIGARCH Computer Architecture News\u00a033(4) (2005)","DOI":"10.1145\/1105734.1105747"},{"key":"5_CR25","doi-asserted-by":"crossref","unstructured":"Yen, L., Draper, S.C., Hill, M.D.: Notary: Hardware techniques to enhance signatures. In: MICRO 2008: Proceedings of the 41st IEEE\/ACM International Symposium on Microarchitecture (November 2008)","DOI":"10.1109\/MICRO.2008.4771794"},{"key":"5_CR26","unstructured":"Ansari, M., Luj\u00e1n, M., Kotselidis, C., Jarvis, K., Kirkham, C., Watson, I.: Steal-on-abort: Dynamic transaction reordering to reduce conflicts in transactional memory. In: SHCMP 2008: First Workshop on Software and Hardware Challenges of Manycore Platforms (June 2008)"},{"key":"5_CR27","doi-asserted-by":"crossref","unstructured":"Scherer III, W., Scott, M.L.: Contention management in dynamic software transactional memory. In: CSJP 2004: Workshop on Concurrency and Synchronization in Java Programs (July 2004)","DOI":"10.1145\/1073814.1073861"},{"key":"5_CR28","doi-asserted-by":"crossref","unstructured":"Scherer III, W., Scott, M.L.: Advanced contention management for dynamic software transactional memory. In: PODC 2005: Proceedings of the 24th Annual Symposium on Principles of Distributed Computing (July 2005)","DOI":"10.1145\/1073814.1073861"},{"key":"5_CR29","doi-asserted-by":"crossref","unstructured":"Dolev, S., Hendler, D., Suissa, A.: Car-stm: Scheduling-based collision avoidance and resolution for software transactional memory. In: PODC 2008: Proceedings of the 27th annual ACM symposium on Principles of distributed computing (August 2008)","DOI":"10.1145\/1400751.1400769"},{"key":"5_CR30","doi-asserted-by":"crossref","unstructured":"Bai, T., Shen, X., Zhang, C., Scherer, W.N., Ding, C., Scott, M.L.: A key-based adaptive transactional memory executor. In: IPDPS 2007: Proceedings of the 21st International Parallel and Distributed Processing Symposium (March 2007)","DOI":"10.1109\/IPDPS.2007.370498"},{"key":"5_CR31","unstructured":"Ansari, M., Kotselidis, C., Jarvis, K., Luj\u00e1n, M., Kirkham, C., Watson, I.: Adaptive concurrency control for transactional memory. In: MULTIPROG 2008: First Workshop on Programmability Issues for Multi-Core Computers (January 2008)"},{"key":"5_CR32","doi-asserted-by":"crossref","unstructured":"Yoo, R.M., Lee, H.-H.S.: Adaptive transaction scheduling for transactional memory systems. In: SPAA 2008: Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures, New York, NY, USA (2008)","DOI":"10.1145\/1378533.1378564"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11515-8_5.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,29]],"date-time":"2023-05-29T17:53:20Z","timestamp":1685382800000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11515-8_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642115141","9783642115158"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11515-8_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}