{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:45:18Z","timestamp":1725543918073},"publisher-location":"Berlin, Heidelberg","reference-count":33,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642115141"},{"type":"electronic","value":"9783642115158"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11515-8_6","type":"book-chapter","created":{"date-parts":[[2010,1,20]],"date-time":"2010-01-20T09:58:47Z","timestamp":1263981527000},"page":"50-65","source":"Crossref","is-referenced-by-count":9,"title":["Energy and Throughput Efficient Transactional Memory for Embedded Multicore Systems"],"prefix":"10.1007","author":[{"given":"Cesare","family":"Ferri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samantha","family":"Wood","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tali","family":"Moreshet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Iris","family":"Bahar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maurice","family":"Herlihy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"Ferri, C., Bahar, R.I., Moreshet, T., Viescas, A., Herlihy, M.: Energy efficient synchronization techniques for embedded architectures. In: ACM\/IEEE Great Lakes International Symposium on VLSI (May 2008)","DOI":"10.1145\/1366110.1366213"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional memory: Architectural support for lock-free data structures. In: International Symposium on Computer Architecture (May 1993)","DOI":"10.1145\/165123.165164"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"Tumeo, A., Pilato, C., Palermo, G., Ferrandi, F., Sciuto, D.: HW\/SW methodologies for synchronization in FPGA multiprocessors. In: International Symposium on Field Programmable Gate Arrays (2009)","DOI":"10.1145\/1508128.1508174"},{"key":"6_CR4","unstructured":"Lee, J., Park, K.H.: Delayed locking technique for improving real-time performance of embedded linux by prediction of timer interrupt. In: IEEE Real Time and Embedded Technology and Applications Symposium (2005)"},{"issue":"2","key":"6_CR5","doi-asserted-by":"publisher","first-page":"383","DOI":"10.1145\/1151074.1151081","volume":"5","author":"M. Loghi","year":"2006","unstructured":"Loghi, M., Poncino, M., Benini, L.: Cache coherence tradeoffs in shared-memory MPSoCs. ACM Transactions on Embedded Computing Systems\u00a05(2), 383\u2013407 (2006)","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"Monchiero, M., Palermo, G., Silvano, C., Villa, O.: Power\/performance hardware optimization for synchronization intensive applications in MPSoCs. In: Design Automation and Test in Europe Conference (April 2006)","DOI":"10.1109\/DATE.2006.243994"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"Yu, C., Petrov, P.: Latency and bandwidth efficient communication through system customization for embedded multiprocessors. In: Design Automation Conference (2008)","DOI":"10.1145\/1391469.1391665"},{"key":"6_CR8","unstructured":"Cho, H., Ravindran, B., Jensen, E.D.: Lock-free synchronization for dynamic embedded real-time systems. In: Design Automation and Test in Europe Conference (2006)"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Yang, C., Orailoglu, A.: Light-weight synchronization for inter-processor communication acceleration on embedded MPSoCs. In: International Conference on Compilers, Architecture and Synthesis for Embedded Systems (2007)","DOI":"10.1145\/1289881.1289909"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Moore, K.E., Bobba, J., Moravan, M.J., Hill, M.D., Wood, D.A.: LogTM: Log-based transactional memory. In: International Symposium on High-Performance Computer Architecture (February 2006)","DOI":"10.1109\/HPCA.2006.1598134"},{"issue":"5","key":"6_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1037949.1024395","volume":"38","author":"L. Hammond","year":"2004","unstructured":"Hammond, L., Carlstrom, B.D., Wong, V., Hertzberg, B., Chen, M., Kozyrakis, C., Olukotun, K.: Programming with transactional coherence and consistency (TCC). ACM SIGOPS Operating Systems Review\u00a038(5), 1\u201313 (2004)","journal-title":"ACM SIGOPS Operating Systems Review"},{"key":"6_CR12","doi-asserted-by":"crossref","unstructured":"Shavit, N., Touitou, D.: Software transactional memory. Distributed Computing\u00a0Special issue(10), 99\u2013116 (1997)","DOI":"10.1007\/s004460050028"},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Koskinen, E.: Transactional boosting: A methodology for highly-concurrent transactional objects. In: Principles and Practice of Parallel Programming, PPOPP (2008)","DOI":"10.1145\/1345206.1345237"},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"Damron, P., Fedorova, A., Lev, Y., Luchangco, V., Moir, M., Nussbaum, D.: Hybrid transactional memory. In: International Conference on Architectural Support for Programming Languages and Operating Systems (2006)","DOI":"10.1145\/1168857.1168900"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Shriraman, A., Dwarkadas, S., Scott, M.L.: Flexible decoupled transactional memory support. In: Proceedings of the 35th International Symposium on Computer Architecture (2008)","DOI":"10.1109\/ISCA.2008.17"},{"key":"6_CR16","volume-title":"Transactional Memory (Synthesis Lectures on Computer Architecture)","author":"J. Larus","year":"2007","unstructured":"Larus, J., Rajwar, R.: Transactional Memory (Synthesis Lectures on Computer Architecture). Morgan & Claypool Publishers, San Francisco (2007)"},{"issue":"1","key":"6_CR17","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1145\/1241601.1241610","volume":"35","author":"M.M. Waliullah","year":"2007","unstructured":"Waliullah, M.M., Stenstrom, P.: Starvation-free commit arbitration policies for transactional memory systems. ACM SIGARCH Computer Architecture News\u00a035(1), 39\u201346 (2007)","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"6_CR18","doi-asserted-by":"crossref","unstructured":"Ananian, C.S., Asanovic, K., Kuszmaul, B.C., Leiserson, C.E., Lie, S.: Unbounded transactional memory. In: International Symposium on High-Performance Computer Architecture (February 2005)","DOI":"10.1109\/HPCA.2005.41"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"Ceze, L., Tuck, J., Cascaval, C., Torrellas, J.: Bulk disambiguation of speculative threads in multiprocessors. In: International Symposium on Computer Architecture (June 2006)","DOI":"10.1109\/ISCA.2006.13"},{"key":"6_CR20","doi-asserted-by":"crossref","unstructured":"Rajwar, R., Herlihy, M., Lai, K.: Virtualizing Transactional Memory. In: International Symposium on Computer Architecture (June 2005)","DOI":"10.1109\/ISCA.2005.54"},{"key":"6_CR21","doi-asserted-by":"crossref","unstructured":"Blundell, C., Devietti, J., Lewis, E.C., Martin, M.: Making the fast case common and the uncommon case simple in unbounded transactional memory. In: International Symposium on Computer Architecture (June 2007)","DOI":"10.1145\/1250662.1250667"},{"key":"6_CR22","doi-asserted-by":"crossref","unstructured":"Angiolini, F., Ceng, J., Leupers, R., Ferrari, F., Ferri, C., Benini, L.: An integrated open framework for heterogeneous MPSoC design space exploration. In: Design Automation and Test in Europe Conference (DATE), pp. 1145\u20131150 (2006)","DOI":"10.1109\/DATE.2006.244000"},{"key":"6_CR23","doi-asserted-by":"crossref","unstructured":"Loghi, M., Angiolini, F., Bertozzi, D., Benini, L., Zafalon, R.: Analyzing on-chip communication in a MPSoC environment. In: Design Automation and Test in Europe Conference (DATE), February 2004, pp. 752\u2013757 (2004)","DOI":"10.1109\/DATE.2004.1268966"},{"key":"6_CR24","unstructured":"STMicroelectronics: Nomadik platform, http:\/\/www.stm.com"},{"key":"6_CR25","doi-asserted-by":"crossref","unstructured":"Efthymiou, A., Garside, J.D.: An adaptive serial-parallel cam architecture for low-power cache blocks. In: International Symposium on Low Power Electronics and Design (2002)","DOI":"10.1109\/LPE.2002.146726"},{"key":"6_CR26","unstructured":"AMBA: ARM Ltd. The advanced microcontroller bus architecture (AMBA), http:\/\/www.arm.com\/products\/solutions\/AMBAHomePage.html"},{"key":"6_CR27","doi-asserted-by":"crossref","unstructured":"Goodacre, J., Sloss, A.N.: Parallelism and the ARM instruction set architecture. IEEE Computer\u00a038(7) (July 2005)","DOI":"10.1109\/MC.2005.239"},{"key":"6_CR28","doi-asserted-by":"crossref","unstructured":"Banakar, R., Steinke, S., Lee, B.S., Balakrishnan, M., Marwedel, P.: Scratchpad memory: design alternative for cache on-chip memory in embedded systems. In: Symposium on Hardware\/Software Codesign, pp. 73\u201378 (2002)","DOI":"10.1145\/774789.774805"},{"key":"6_CR29","doi-asserted-by":"crossref","unstructured":"Jouppi, N.P.: Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In: International Symposium on Computer Architecture (May 1990)","DOI":"10.1145\/325164.325162"},{"key":"6_CR30","doi-asserted-by":"crossref","unstructured":"Bahar, R.I., Albera, G., Manne, S.: Power and performance tradeoffs using various caching strategies. In: International Symposium on Low Power Electronics and Design, August 1998, pp. 64\u201369 (1998)","DOI":"10.1145\/280756.295115"},{"key":"6_CR31","doi-asserted-by":"crossref","unstructured":"Minh, C.C., Chung, J., Kozyrakis, C., Olukotun, K.: STAMP: Stanford transactional applications for multi-processing. In: IISWC 2008: Proceedings of The IEEE International Symposium on Workload Characterization (September 2008)","DOI":"10.1109\/IISWC.2008.4636089"},{"key":"6_CR32","unstructured":"STMicroelectronics-Cortex: STMicroelectronics Cortex-M3 CPU, http:\/\/www.st.com\/mcu\/inchtml-pages-stm32.html"},{"key":"6_CR33","unstructured":"Freescale-QE: Freescale low-power QE family processor, http:\/\/www.freescale.com\/files\/microcontrollers\/"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11515-8_6.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T21:41:39Z","timestamp":1606167699000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11515-8_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642115141","9783642115158"],"references-count":33,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11515-8_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}