{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T20:41:20Z","timestamp":1743108080894,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642116278"},{"type":"electronic","value":"9783642116285"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11628-5_61","type":"book-chapter","created":{"date-parts":[[2010,2,25]],"date-time":"2010-02-25T23:02:20Z","timestamp":1267138940000},"page":"549-558","source":"Crossref","is-referenced-by-count":0,"title":["Reconfigurable Circuits Using Magnetic Tunneling Junction Memories"],"prefix":"10.1007","author":[{"given":"Victor","family":"Silva","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorge","family":"Fernandes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hor\u00e1cio","family":"Neto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"61_CR1","unstructured":"Third Generation Non-Volatile FPGAs Enable System on Chip Functionality. White Paper, Lattice Semiconductor Corporation (2007)"},{"key":"61_CR2","unstructured":"Nageldinger, U.: Coarse-grained Reconfigurable Architectures Design Space Exploration. Ph.D Dissertation, C.S Department, University of Kaiserslautern (2001)"},{"key":"61_CR3","doi-asserted-by":"crossref","first-page":"687","DOI":"10.1109\/FPL.2005.1515813","volume-title":"International Conference on Field Programmable Logic and Applications","author":"N. Bruchon","year":"2005","unstructured":"Bruchon, N., Cambon, G., Torres, L., Sassatelli, G.: Magnetic remanent memory structures for dynamically reconfigurable FPGA. In: International Conference on Field Programmable Logic and Applications, pp. 687\u2013690. IEEE, Los Alamitos (2005)"},{"key":"61_CR4","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1145\/1117201.1117220","volume-title":"2006 ACM\/SIGDA 14th International Symposium on Field Programmable Gate Arrays","author":"N. Bruchon","year":"2006","unstructured":"Bruchon, N., Torres, L., Sassatelli, G., Cambon, G.: Magnetic tunnelling junction based FPGA. In: 2006 ACM\/SIGDA 14th International Symposium on Field Programmable Gate Arrays, pp. 123\u2013130. ACM, New York (2006)"},{"key":"61_CR5","first-page":"642","volume-title":"Conference on Design, Automation and Test in Europe","author":"R. Hartenstein","year":"2001","unstructured":"Hartenstein, R.: A Decade of Reconfigurable Computing: a Visionary Retrospective. In: Conference on Design, Automation and Test in Europe, pp. 642\u2013649. IEEE, Los Alamitos (2001)"},{"issue":"3","key":"61_CR6","doi-asserted-by":"publisher","first-page":"161","DOI":"10.1016\/j.micpro.2008.10.003","volume":"33","author":"Zain-ul-Abdin","year":"2009","unstructured":"Zain-ul-Abdin, Svensson, B.: Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing. Microprocessors and Microsystems\u00a033(3), 161\u2013178 (2009)","journal-title":"Microprocessors and Microsystems"},{"key":"61_CR7","unstructured":"Ebeling, C.: The General Rapid Architecture Description. Tech. Rep. UW-CSE-02-06-02, University of Washington (2002)"},{"key":"61_CR8","first-page":"28","volume-title":"26th International Symposium on Computer Architecture (ISCA 1999)","author":"S.C. Goldstein","year":"1999","unstructured":"Goldstein, S.C., Schmit, H., Moe, M., Budiu, M., Cadambi, S., Taylor, R.R., Laufer, R.: PipeRench: A Coprocessor for Streaming Multimedia Acceleration. In: 26th International Symposium on Computer Architecture (ISCA 1999), pp. 28\u201339. IEEE, Los Alamitos (1999)"},{"key":"61_CR9","doi-asserted-by":"publisher","first-page":"269","DOI":"10.1109\/ISVLSI.2006.68","volume-title":"IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures (ISVLSI 2006)","author":"N. Bruchon","year":"2006","unstructured":"Bruchon, N., Torres, L., Sassatelli, G., Cambon, G.: New non-volatile FPGA concept using Magnetic Tunneling Junction. In: IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures (ISVLSI 2006), pp. 269\u2013276. IEEE, Los Alamitos (2006)"},{"key":"61_CR10","doi-asserted-by":"publisher","first-page":"153","DOI":"10.1109\/FPT.2007.4439244","volume-title":"International Conference on Field-Programmable Technology (ICFPT 2007)","author":"W. Zhao","year":"2007","unstructured":"Zhao, W., Belhaire, E., Dieny, B., Prenat, G., Chappert, C.: TAS-MRAM based Non-volatile FPGA logic circuit. In: International Conference on Field-Programmable Technology (ICFPT 2007), pp. 153\u2013160. IEEE, Los Alamitos (2007)"},{"key":"61_CR11","doi-asserted-by":"publisher","first-page":"421","DOI":"10.1109\/FPL.2008.4629974","volume-title":"International Conference on Field-Programmable Logic and Applications (FPL 2008)","author":"Y. Guillemenet","year":"2008","unstructured":"Guillemenet, Y., Torres, L., Sassatelli, G., Bruchon, N., Hassoune, I.: A non-volatile run-time FPGA using thermally assisted switching MRAMS. In: International Conference on Field-Programmable Logic and Applications (FPL 2008), pp. 421\u2013426. IEEE, Los Alamitos (2008)"},{"key":"61_CR12","doi-asserted-by":"publisher","first-page":"799","DOI":"10.1109\/ICSICT.2006.306511","volume-title":"8th International Conference on Solid-State and Integrated Circuit Technology (ICSICT 2006)","author":"W. Zhao","year":"2006","unstructured":"Zhao, W., Belhaire, E., Mistral, Q., Nicolle, E., Devolder, T., Chappert, C.: Integration of Spin-RAM technology in FPGA circuits. In: 8th International Conference on Solid-State and Integrated Circuit Technology (ICSICT 2006), pp. 799\u2013802. IEEE, Los Alamitos (2006)"},{"key":"61_CR13","first-page":"454","volume-title":"2004 Symposium on VLSI Circuits","author":"J. DeBrosse","year":"2004","unstructured":"DeBrosse, J., Arndt, C., Barwin, C., Bette, A., Gogl, D., Gow, E., Hoenigschmid, H., Lammers, S., Lamorey, M., Lu, Y., Maffitt, T., Maloney, K., Obermeyer, W., Sturm, A., Viehmann, H., Willmott, D., Wood, M., Gallagher, W.J., Mueller, G., Sitaram, A.R.: A 16Mb MRAM featuring bootstrapped write drivers. In: 2004 Symposium on VLSI Circuits, pp. 454\u2013457. IEEE, Los Alamitos (2004)"},{"key":"61_CR14","doi-asserted-by":"crossref","unstructured":"Silva, V., Oliveira, L.B., Fernandes, J.R., V\u00e9stias, M.P., Neto, H.C.: Run-Time Reconfigurable Array using Magnetic RAM. In: 12th EUROMICRO Conference on Digital System Design, DSD 2009 (2009)","DOI":"10.1109\/DSD.2009.198"}],"container-title":["IFIP Advances in Information and Communication Technology","Emerging Trends in Technological Innovation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11628-5_61","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,23]],"date-time":"2021-10-23T23:45:49Z","timestamp":1635032749000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11628-5_61"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642116278","9783642116285"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11628-5_61","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2010]]}}}