{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:27:42Z","timestamp":1758893262855,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642118012"},{"type":"electronic","value":"9783642118029"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11802-9_13","type":"book-chapter","created":{"date-parts":[[2010,2,5]],"date-time":"2010-02-05T17:47:19Z","timestamp":1265392039000},"page":"86-95","source":"Crossref","is-referenced-by-count":4,"title":["Application-Specific Temperature Reduction Systematic Methodology for 2D and 3D Networks-on-Chip"],"prefix":"10.1007","author":[{"given":"Iraklis","family":"Anagnostopoulos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandros","family":"Bartzas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"10","key":"13_CR1","first-page":"1081","volume":"15","author":"V.F. Pavlidis","year":"2007","unstructured":"Pavlidis, V.F., Friedman, E.G.: 3-D topologies for networks-on-chip. IEEE TVLSI\u00a015(10), 1081\u20131090 (2007)","journal-title":"IEEE TVLSI"},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"Feero, B., Pande, P.P.: Performance evaluation for three-dimensional networks-on-chip. In: Proc. of ISVLSI, pp. 305\u2013310 (2007)","DOI":"10.1109\/ISVLSI.2007.79"},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"Kim, D., Kim, K., Kim, J.Y., Lee, S.J., Yoo, H.J.: Solutions for real chip implementation issues of noc and their application to memory-centric noc. In: Proc. of NOCS, pp. 30\u201339 (2007)","DOI":"10.1109\/NOCS.2007.40"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Lee, H.G., Ogras, U.Y., Marculescu, R., Chang, N.: Design space exploration and prototyping for on-chip multimedia applications. In: Proc. of DAC, pp. 137\u2013142 (2006)","DOI":"10.1145\/1146909.1146949"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"Nguyen, H., Ngo, V., Choi, H.: Realization of Video Object Plane Decoder on On-Chip Network Architecture (2005)","DOI":"10.1007\/11599555_26"},{"issue":"12","key":"13_CR6","first-page":"2919","volume":"25","author":"J. Hu","year":"2006","unstructured":"Hu, J., Ogras, U.Y., Marculescu, R.: System-level buffer allocation for application-specific networks-on-chip router design. IEEE TCAD\u00a025(12), 2919\u20132933 (2006)","journal-title":"IEEE TCAD"},{"key":"13_CR7","doi-asserted-by":"crossref","unstructured":"Cong, J., Wei, J., Zhang, Y.: A thermal-driven floorplanning algorithm for 3d ics. In: Proc. of ICCAD, pp. 306\u2013313 (2004)","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"Cong, J., Zhang, Y.: Thermal via planning for 3-D ICs. In: Proc. of ICCAD, pp. 745\u2013752 (2005)","DOI":"10.1109\/ICCAD.2005.1560164"},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"Tsai, C.H., Kang, S.M.S.: Standard cell placement for even on-chip thermal distribution. In: Proc. of ISPD, pp. 179\u2013184 (1999)","DOI":"10.1145\/299996.300067"},{"key":"13_CR10","unstructured":"Shang, L., Peh, L.S., Kumar, A., Jha, N.K.: Thermal modeling, characterization and management of on-chip networks. In: Proc. of MICRO, pp. 67\u201378 (2004)"},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"Shang, L., Peh, L.S., Jha, N.K.: Powerherd: dynamic satisfaction of peak power constraints in interconnection networks. In: Proc. of ICS, pp. 98\u2013108 (2003)","DOI":"10.1145\/782814.782830"},{"key":"13_CR12","doi-asserted-by":"crossref","unstructured":"Chaparro, P., Magklis, G., Gonzalez, J., Gonzalez, A.: Distributing the frontend for temperature reduction. In: Proc. of HPCA, pp. 61\u201370 (2005)","DOI":"10.1109\/HPCA.2005.12"},{"issue":"6","key":"13_CR13","doi-asserted-by":"publisher","first-page":"498","DOI":"10.1109\/MDT.2005.136","volume":"22","author":"W.R. Davis","year":"2005","unstructured":"Davis, W.R., Wilson, J., Mick, S., Xu, J., Hua, H., Mineo, C., Sule, A.M., Steer, M., Franzon, P.D.: Demystifying 3D ICs: The pros and cons of going vertical. IEEE Des. Test\u00a022(6), 498\u2013510 (2005)","journal-title":"IEEE Des. Test"},{"key":"13_CR14","doi-asserted-by":"crossref","unstructured":"Li, F., Nicopoulos, C., Richardson, T., Xie, Y., Narayanan, V., Kandemir, M.: Design and management of 3D chip multiprocessors using network-in-memory. In: Proc. of ISCA, pp. 130\u2013141 (2006)","DOI":"10.1145\/1150019.1136497"},{"key":"13_CR15","unstructured":"Murali, S., Micheli, G.D.: Bandwidth-constrained mapping of cores onto NoC architectures. In: Proc. of DATE, p. 20896 (2004)"},{"key":"13_CR16","unstructured":"Bartzas, A., Skalis, N., Siozios, K., Soudris, D.: Exploration of alternative topologies for application-specific 3d networks-on-chip. In: Proc. of WASP (2007)"},{"key":"13_CR17","doi-asserted-by":"crossref","unstructured":"Huang, W., Stan, M.R., Skadron, K., Sankaranarayanan, K., Ghosh, S., Velusam, S.: Compact thermal modeling for temperature-aware design. In: Proc. of DAC, pp. 878\u2013883 (2004)","DOI":"10.1145\/996566.996800"},{"key":"13_CR18","doi-asserted-by":"crossref","unstructured":"Coenen, M., Murali, S., Ruadulescu, A., Goossens, K., De Micheli, G.: A buffer-sizing algorithm for networks on chip using tdma and credit-based end-to-end flow control. In: Proc. of CODES+ISSS, pp. 130\u2013135 (2006)","DOI":"10.1145\/1176254.1176287"},{"issue":"4","key":"13_CR19","first-page":"551","volume":"24","author":"J. Hu","year":"2005","unstructured":"Hu, J., Marculescu, R.: Energy- and performance-aware mapping for regular noc architectures. IEEE TCAD\u00a024(4), 551\u2013562 (2005)","journal-title":"IEEE TCAD"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11802-9_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T00:26:06Z","timestamp":1739838366000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11802-9_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642118012","9783642118029"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11802-9_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}