{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:01:21Z","timestamp":1725544881638},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642118012"},{"type":"electronic","value":"9783642118029"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11802-9_14","type":"book-chapter","created":{"date-parts":[[2010,2,5]],"date-time":"2010-02-05T17:47:19Z","timestamp":1265392039000},"page":"96-105","source":"Crossref","is-referenced-by-count":5,"title":["Data-Driven Clock Gating for Digital Filters"],"prefix":"10.1007","author":[{"given":"Alberto","family":"Bonanno","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Bocca","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Poncino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"14_CR1","doi-asserted-by":"crossref","unstructured":"Hewlitt, R.M., Swartzlantler, E.: Canonical signed digit representation for FIR digital filters. In: 2000 IEEE Workshop on Signal Processing Systems, SiPS 2000., October 2000, pp. 416\u2013426 (2000)","DOI":"10.1109\/SIPS.2000.886740"},{"key":"14_CR2","doi-asserted-by":"crossref","unstructured":"Freking, W.L., Parhi, K.K.: Low-power FIR digital filters using residue arithmetic. In: ASILOMAR 1997: Thirty-First Asilomar Conference on Signals, Systems & Computers, November 1997, vol.\u00a01, pp. 739\u2013743 (1997)","DOI":"10.1109\/ACSSC.1997.680542"},{"issue":"6","key":"14_CR3","doi-asserted-by":"publisher","first-page":"488","DOI":"10.1109\/82.592582","volume":"44","author":"N. Sankarayya","year":"1997","unstructured":"Sankarayya, N., Roy, K., Bhattacharya, D.: Algorithms for Low Power and high speed FIR filter realization using differential coefficients. IEEE Transactions on Circuits and Systems\u00a044(6), 488\u2013497 (1997)","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"14_CR4","unstructured":"Chang, T.S., Jen, C.W.: Low power FIR filter realizations with differential coefficients and inputs. In: ICASSP 2008: International Conference on Acoustics, Speech, and Signal Processing, pp. 3009\u20133012 (2008)"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Ramprasad, S., Shanbhag, N.R., Hajj, I.N.: Decorrelating (DECOR) transformations for lowpower adaptive filters. In: ISLPED 1998: International Symposium on Low-Power Electronics and Design, August 1998, pp. 250\u2013255 (1998)","DOI":"10.1145\/280756.280923"},{"issue":"11","key":"14_CR6","doi-asserted-by":"crossref","first-page":"2215","DOI":"10.1109\/TCSI.2004.836853","volume":"51","author":"C. Yao","year":"2004","unstructured":"Yao, C., et al.: A Novel Common-Subexpression-Elimination Method for Synthesizing Fixed-Point FIR Filters. IEEE Transactions on Circuits and Systems I\u00a051(11), 2215\u20132221 (2004)","journal-title":"IEEE Transactions on Circuits and Systems I"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Jung, J.M., Chong, J.-W.: A Low Power FIR Filter Design for Image Processing VLSI Design\u00a012(3), 391\u2013397 (2001)","DOI":"10.1155\/2001\/54974"},{"issue":"6","key":"14_CR8","doi-asserted-by":"crossref","first-page":"630","DOI":"10.1109\/43.503933","volume":"15","author":"L. Benini","year":"1996","unstructured":"Benini, L., De Micheli, G.: Transformation and Synthesis of FSMs for Low Power Gated Clock Implementation. IEEE Transactions on CAD\u00a015(6), 630\u2013643 (1996)","journal-title":"IEEE Transactions on CAD"},{"issue":"4","key":"14_CR9","doi-asserted-by":"publisher","first-page":"351","DOI":"10.1145\/323480.323482","volume":"4","author":"L. Benini","year":"1999","unstructured":"Benini, L., De Micheli, G., Macii, E., Poncino, M., Scarsi, R.: Symbolic Synthesis of Clock- Gating Logic for Power Optimization of Synchronous Controllers. ACM Transactions on Design Automation\u00a04(4), 351\u2013375 (1999)","journal-title":"ACM Transactions on Design Automation"},{"key":"14_CR10","unstructured":"Synopsys Inc., Power Compiler: Automatic Power Management within Galaxy Design Platform, www.synopsys.com\/Tools\/Implementation\/RTLSynthesis\/Documents\/powercompilerds.pdf"},{"issue":"1","key":"14_CR11","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/TCAD.2004.839489","volume":"24","author":"P. Babighian","year":"2005","unstructured":"Babighian, P., Benini, L., Macii, E.: A Scalable Algorithm for RTL Insertion of Gated Clocks based on Observability Don\u2019t Cares Computation. IEEE Transactions on CAD\u00a024(1), 29\u201342 (2005)","journal-title":"IEEE Transactions on CAD"},{"issue":"2","key":"14_CR12","doi-asserted-by":"publisher","first-page":"155","DOI":"10.1109\/TASSP.1981.1163535","volume":"29","author":"E.B. Hogenauer","year":"1981","unstructured":"Hogenauer, E.B.: An economical class of digital filters for decimation and interpolation. IEEE Transactions on Acoustics, Speech and Signal Processing\u00a029(2), 155\u2013162 (1981)","journal-title":"IEEE Transactions on Acoustics, Speech and Signal Processing"},{"issue":"4","key":"14_CR13","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1109\/MSP.2006.1657825","volume":"23","author":"R.A. Losada","year":"2006","unstructured":"Losada, R.A., Lyons, R.: Reducing CIC Filter Complexity. IEEE Signal Processing Magazine\u00a023(4), 124\u2013126 (2006)","journal-title":"IEEE Signal Processing Magazine"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11802-9_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,25]],"date-time":"2019-05-25T20:24:21Z","timestamp":1558815861000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11802-9_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642118012","9783642118029"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11802-9_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}