{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T05:16:42Z","timestamp":1739855802489,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642118012"},{"type":"electronic","value":"9783642118029"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11802-9_17","type":"book-chapter","created":{"date-parts":[[2010,2,5]],"date-time":"2010-02-05T17:47:19Z","timestamp":1265392039000},"page":"127-135","source":"Crossref","is-referenced-by-count":1,"title":["Design Optimization of Low-Power 90nm CMOS SOC Application Using 0.5V Bulk PMOS Dynamic-Threshold with Dual Threshold (MTCMOS): BP-DTMOS-DT Technique"],"prefix":"10.1007","author":[{"given":"Chih-Hsiang","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James B.","family":"Kuo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"17_CR1","volume-title":"Low-Voltage SOI CMOS Devices and Circuits","author":"J.B. Kuo","year":"2004","unstructured":"Kuo, J.B.: Low-Voltage SOI CMOS Devices and Circuits. Wiley, New York (2004)"},{"key":"17_CR2","doi-asserted-by":"crossref","unstructured":"Usami, K., Kawabe, N., Koizuki, M., Seta, K., Furusawa, T.: Automated Selective Multi-Threshold Design for Ultra-Low Standby Applications. In: Low Power Electronics and Design Conf. Proc., pp. 202\u2013206 (2002)","DOI":"10.1109\/LPE.2002.146737"},{"key":"17_CR3","doi-asserted-by":"crossref","unstructured":"Kao, J., Narendra, S., Chandrakasan, A.: MTCNMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Pattern. In: Design Automation Conf. Proc., pp. 495\u2013500 (1998)","DOI":"10.1145\/277044.277180"},{"key":"17_CR4","doi-asserted-by":"crossref","unstructured":"Chung, B., Kuo, J.B.: Gate-Level Dual-Threshold Static Power Optimization Methodology (GDSPOM) Using Path-Based Static Timing Analysis (STA) Technique for SOC Application. Integration, the VLSI J., 9\u201316 (2008)","DOI":"10.1016\/j.vlsi.2007.03.001"},{"key":"17_CR5","doi-asserted-by":"crossref","unstructured":"Assaderaghi, F., Sinitsky, D., Parke, S.A., Boker, J., Ko, P.K., Hu, C.: Dynamic Threshold- Voltage MOSFET (DTMOS) for Ultra-Low Voltage VLSI. IEEE Trans. Elec. Dev., 414\u2013422 (1997)","DOI":"10.1109\/16.556151"},{"key":"17_CR6","doi-asserted-by":"crossref","unstructured":"Shen, E., Kuo, J.B.: A Novel 0.8V BP-DTMOS Content Addressable Memory Cell Circuit Derived from SOI-DTMOS Techniques. In: IEEE Conf. Elec. Dev. and Solid State Ckts, pp. 243\u2013245 (2003)","DOI":"10.1109\/EDSSC.2003.1283523"},{"key":"17_CR7","doi-asserted-by":"crossref","unstructured":"Shen, E., Kuo, J.B.: 0.8V CMOS CAM Cell Circuit with a Fast Tag-Compare Capability Using Bulk PMOS Dynamic-Threshold (BP-DTMOS) Technique Based on Standard CMOS Technology for Low-Voltage VLSI Systems. In: IEEE International Symp. Circuits and Systems Proc., vol.\u00a0IV, pp. 583\u2013586 (2002)","DOI":"10.1109\/ISCAS.2002.1010523"},{"key":"17_CR8","doi-asserted-by":"crossref","unstructured":"Wallace, C.S.: A Suggestion for a Fast Multiplier. IEEE Trans. Comput., 14\u201317 (1964)","DOI":"10.1109\/PGEC.1964.263830"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11802-9_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T00:26:30Z","timestamp":1739838390000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11802-9_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642118012","9783642118029"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11802-9_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}