{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T05:16:51Z","timestamp":1739855811259,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642118012"},{"type":"electronic","value":"9783642118029"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11802-9_19","type":"book-chapter","created":{"date-parts":[[2010,2,5]],"date-time":"2010-02-05T17:47:19Z","timestamp":1265392039000},"page":"146-155","source":"Crossref","is-referenced-by-count":1,"title":["Modeling and Reducing EMI in GALS and Synchronous Systems"],"prefix":"10.1007","author":[{"given":"Tomasz","family":"Kr\u00f3l","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milos","family":"Krsti\u0107","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eckhard","family":"Grass","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"19_CR1","doi-asserted-by":"crossref","unstructured":"Muttersbach, J., Villiger, T., Fichtner, W.: Practical Design of Globall-Asynchronous Locally-Synchronous Systems. In: Proc. of ASYNC 2000, Eilat, Israel, pp. 52\u201359 (2000)","DOI":"10.1109\/ASYNC.2000.836791"},{"key":"19_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"581","DOI":"10.1007\/11556930_59","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"E. Grass","year":"2005","unstructured":"Grass, E., Winkler, F., Krsti\u0107, M., Julius, A.A., Stahl, C., Piz, M.: Enhanced GALS Techniques for Datapath Applications. In: Paliouras, V., Vounckx, J., Verkest, D. (eds.) PATMOS 2005. LNCS, vol.\u00a03728, pp. 581\u2013590. Springer, Heidelberg (2005)"},{"issue":"2","key":"19_CR3","doi-asserted-by":"publisher","first-page":"243","DOI":"10.1109\/5.740018","volume":"87","author":"S.B. Furber","year":"1999","unstructured":"Furber, S.B., et al.: AMULET2e: An Asynchronous Embedded Controller. Proceedings of the IEEE\u00a087(2), 243\u2013256 (1999)","journal-title":"Proceedings of the IEEE"},{"issue":"2","key":"19_CR4","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1109\/MM.2007.28","volume":"27","author":"A. Bink","year":"2007","unstructured":"Bink, A., York, R.: ARM996HS: The First Licensable, Clockless 32-Bit Processor Core. IEEE Micro\u00a027(2), 58\u201368 (2007)","journal-title":"IEEE Micro"},{"key":"19_CR5","doi-asserted-by":"crossref","unstructured":"Krsti\u0107, M., Grass, E., Stahl, C.: Request-driven GALS Technique for Wireless Communication System. In: Proceedings of ASYNC 2005, NY, March 2005, pp. 76\u201385 (2005)","DOI":"10.1109\/ASYNC.2005.28"},{"key":"19_CR6","doi-asserted-by":"crossref","unstructured":"Blunno, I., Passerone, C., Narboni, G.A.: An automated methodology for low electromagnetic emissions digital circuits design. In: Proceedings of DSD, pp. 540\u2013547 (2004)","DOI":"10.1109\/DSD.2004.1333323"},{"issue":"6","key":"19_CR7","first-page":"1146","volume":"25","author":"M. Badaroglu","year":"2006","unstructured":"Badaroglu, M., et al.: Clock-skew-optimization methodology for substrate-noise reduction with supply-current folding. IEEE Transactions on CAD\/ICAS\u00a025(6), 1146\u20131154 (2006)","journal-title":"IEEE Transactions on CAD\/ICAS"},{"key":"19_CR8","doi-asserted-by":"crossref","unstructured":"Beigne, E., et al.: Dynamic voltage and frequency scaling architecture for units integration within a GALS NoC. In: Proc. Intl. Symp. on Networks-on-Chip, pp. 129\u2013138 (2008)","DOI":"10.1109\/NOCS.2008.4492732"},{"key":"19_CR9","doi-asserted-by":"crossref","unstructured":"Badaroglu, M., et al.: Digital Ground Bounce Reduction by Phase Modulation of the Clock. In: Proc. DATE 2004, vol.\u00a01, p. 10088 (2004)","DOI":"10.1109\/DATE.2004.1268832"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11802-9_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T00:26:20Z","timestamp":1739838380000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11802-9_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642118012","9783642118029"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11802-9_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}