{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:01:20Z","timestamp":1725544880391},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642118012"},{"type":"electronic","value":"9783642118029"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11802-9_23","type":"book-chapter","created":{"date-parts":[[2010,2,5]],"date-time":"2010-02-05T17:47:19Z","timestamp":1265392039000},"page":"186-195","source":"Crossref","is-referenced-by-count":2,"title":["Accelerating Embedded Software Power Profiling Using Run-Time Power Emulation"],"prefix":"10.1007","author":[{"given":"Christian","family":"Bachmann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Genser","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Steger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reinhold","family":"Wei\u00df","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josef","family":"Haid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"23_CR1","volume-title":"Low-Power Electronics Design","author":"E. Macii","year":"2005","unstructured":"Macii, E., Poncino, M.: Power macro-models for high-level power estimation. In: Piguet, C. (ed.) Low-Power Electronics Design. CRC Press, Boca Raton (2005)"},{"key":"23_CR2","doi-asserted-by":"crossref","unstructured":"Joseph, R., Martonosi, M.: Run-time power estimation in high performance microprocessors. In: Proc. of the ISLPED, pp. 135\u2013140 (2001)","DOI":"10.1145\/383082.383119"},{"key":"23_CR3","doi-asserted-by":"publisher","first-page":"221","DOI":"10.1145\/1077603.1077657","volume-title":"Proc. of the ISLPED 2005","author":"G. Contreras","year":"2005","unstructured":"Contreras, G., Martonosi, M.: Power prediction for intel xscale processors using performance monitoring unit events. In: Proc. of the ISLPED 2005, pp. 221\u2013226. ACM, New York (2005)"},{"key":"23_CR4","doi-asserted-by":"crossref","unstructured":"Haid, J., Kaefer, G., Steger, C., Weiss, R.: A co-processor for real-time energy estimation of system-on-a-chip. In: Proc. 45th MWSCAS, pp. II\u201399\u2013II\u2013102 (2002)","DOI":"10.1109\/MWSCAS.2002.1186807"},{"key":"23_CR5","doi-asserted-by":"crossref","unstructured":"Haid, J., Kaefer, G., Steger, C., Weiss, R.: Run-time energy estimation in system-on-a-chip designs. In: Proc. of the ASP-DAC 2003, pp. 595\u2013599 (2003)","DOI":"10.1145\/1119772.1119908"},{"key":"23_CR6","doi-asserted-by":"crossref","unstructured":"Peddersen, J., Parameswaran, S.: Clipper: Counter-based low impact processor power estimation at run-time. In: Proc. of the ASP-DAC 2007, pp. 890\u2013895 (2007)","DOI":"10.1109\/ASPDAC.2007.358102"},{"issue":"1","key":"23_CR7","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/MDT.2008.23","volume":"25","author":"J. Peddersen","year":"2008","unstructured":"Peddersen, J., Parameswaran, S.: Low-impact processor for dynamic runtime power management. IEEE Design & Test of Computers\u00a025(1), 52\u201362 (2008)","journal-title":"IEEE Design & Test of Computers"},{"key":"23_CR8","doi-asserted-by":"crossref","unstructured":"Coburn, J., Ravi, S., Raghunathan, A.: Power emulation: a new paradigm for power estimation. In: Proc. 42nd DAC 2005, pp. 700\u2013705 (2005)","DOI":"10.1145\/1065579.1065764"},{"key":"23_CR9","doi-asserted-by":"crossref","unstructured":"Coburn, J., Ravi, S., Raghunathan, A.: Hardware accelerated power estimation. In: Proc. DATE 2005, vol.\u00a01, pp. 528\u2013529 (2005)","DOI":"10.1109\/DATE.2005.168"},{"key":"23_CR10","doi-asserted-by":"crossref","unstructured":"Bhattacharjee, A., Contreras, G., Martonosi, M.: Full-system chip multiprocessor power evaluations using fpga-based emulation. In: Proc. of the ISLPED 2008 (2008)","DOI":"10.1145\/1393921.1394010"},{"key":"23_CR11","unstructured":"Flynn, J., Waldo, B.: Power management in complex soc design. Technical report, Synopsys Inc. White Paper (2005)"},{"key":"23_CR12","unstructured":"Tiwari, V., Malik, S., Wolfe, A.: Power analysis of embedded software: A first step towards software power minimization. In: Proc. IEEE\/ACM International Conference on Computer-Aided Design, pp. 384\u2013390 (1994)"},{"issue":"9","key":"23_CR13","doi-asserted-by":"crossref","first-page":"998","DOI":"10.1109\/TCAD.2002.801105","volume":"21","author":"M. Sami","year":"2002","unstructured":"Sami, M., Sciuto, D., Silvano, C., Zaccaria, V.: An instruction-level energy model for embedded vliw architectures. IEEE (J-CAD)\u00a021(9), 998\u20131010 (2002)","journal-title":"IEEE (J-CAD)"},{"key":"23_CR14","doi-asserted-by":"crossref","unstructured":"Lee, I., Kim, H., Yang, P., Yoo, S., Chung, E.Y., Choi, K.M., Kong, J.T., Eo, S.K.: Powervip: Soc power estimation framework at transaction level. In: Proc. of the ASP-DAC 2006 (2006)","DOI":"10.1145\/1118299.1118431"},{"key":"23_CR15","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1145\/566726.566736","volume-title":"EW 9: Proceedings of the 9th workshop on ACM SIGOPS European workshop","author":"F. Bellosa","year":"2000","unstructured":"Bellosa, F.: The benefits of event: driven energy accounting in power-sensitive systems. In: EW 9: Proceedings of the 9th workshop on ACM SIGOPS European workshop, pp. 37\u201342. ACM, New York (2000)"},{"key":"23_CR16","doi-asserted-by":"crossref","unstructured":"Ghodrat, M., Lahiri, K., Raghunathan, A.: Accelerating system-on-chip power analysis using hybrid power estimation. In: Proc. DAC 2007, pp. 883\u2013886 (2007)","DOI":"10.1109\/DAC.2007.375288"},{"key":"23_CR17","doi-asserted-by":"crossref","unstructured":"Genser, A., Bachmann, C., Haid, J., Steger, C., Weiss, R.: An emulation-based real-time power profiling unit for embedded software. In: Proc. SAMOS 2009, pp. 67\u201373 (2009)","DOI":"10.1109\/ICSAMOS.2009.5289243"},{"key":"23_CR18","unstructured":"Bachmann, C., Genser, A., Haid, J., Steger, C., Weiss, R.: Rapid system-level power estimation for power-aware embedded software design. In: Proc. DSD Work In Progress Session (2009)"},{"key":"23_CR19","doi-asserted-by":"crossref","unstructured":"Benini, L., Hodgson, R., Siegel, P.: System-level power estimation and optimization. In: Proc. of the ISLPED 1998, pp. 173\u2013178 (1998)","DOI":"10.1145\/280756.280881"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11802-9_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,25]],"date-time":"2019-05-25T20:24:19Z","timestamp":1558815859000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11802-9_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642118012","9783642118029"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11802-9_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}