{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:01:20Z","timestamp":1725544880389},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642118012"},{"type":"electronic","value":"9783642118029"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11802-9_29","type":"book-chapter","created":{"date-parts":[[2010,2,5]],"date-time":"2010-02-05T17:47:19Z","timestamp":1265392039000},"page":"247-255","source":"Crossref","is-referenced-by-count":0,"title":["Product On-Chip Process Compensation for Low Power and Yield Enhancement"],"prefix":"10.1007","author":[{"given":"Nabila","family":"Moubdi","sequence":"first","affiliation":[]},{"given":"Philippe","family":"Maurine","sequence":"additional","affiliation":[]},{"given":"Robin","family":"Wilson","sequence":"additional","affiliation":[]},{"given":"Nadine","family":"Azemard","sequence":"additional","affiliation":[]},{"given":"Vincent","family":"Dumettier","sequence":"additional","affiliation":[]},{"given":"Abhishek","family":"Bansal","sequence":"additional","affiliation":[]},{"given":"Sebastien","family":"Barasinski","sequence":"additional","affiliation":[]},{"given":"Alain","family":"Tournier","sequence":"additional","affiliation":[]},{"given":"Guy","family":"Durieu","sequence":"additional","affiliation":[]},{"given":"David","family":"Meyer","sequence":"additional","affiliation":[]},{"given":"Pierre","family":"Busson","sequence":"additional","affiliation":[]},{"given":"Sarah","family":"Verhaeren","sequence":"additional","affiliation":[]},{"given":"Sylvain","family":"Engels","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"29_CR1","doi-asserted-by":"crossref","unstructured":"Roy, K., Mukhopadhyay, S., Mahmoodi, H.: Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits. Proceeding of the IEEE\u00a091(2) (February 2003)","DOI":"10.1109\/JPROC.2002.808156"},{"key":"29_CR2","volume-title":"Pattern-Dependent Heating of 3d Structures","author":"E. Granneman","year":"2007","unstructured":"Granneman, E., Pages, X., Rosseel, E.: Pattern-Dependent Heating of 3d Structures. IEEE, Los Alamitos (2007)"},{"key":"29_CR3","doi-asserted-by":"crossref","unstructured":"Mukhopadhyay, S., Kim, K., Mahmoodi, H., Roy, K.: Design of a Process Variation Tolerant Self-Repairing SRAM for Yield Enhancement in Nanoscaled CMOS. IEEE Journal of Solid-State Circuits\u00a042(6) (June 2007)","DOI":"10.1109\/JSSC.2007.897161"},{"key":"29_CR4","doi-asserted-by":"crossref","unstructured":"Kanno, Y., Kondoh, Y., Irita, T., Hirose, K., Mori, R., Yasu, Y., Komatsu, S., Mizuno, H.: In-Situ Measurement of Supply-Noise Maps With Millivolt Accuracy and Nanosecond-Order Time Resolution. IEEE Journal of Solid-State Circuits\u00a042(4) (April 2007)","DOI":"10.1109\/JSSC.2007.891662"},{"key":"29_CR5","doi-asserted-by":"crossref","unstructured":"Nourani, M., Radhakrishnan, A.: Testing On-Die Process Variation in Nanometer VLSI. IEEE Design & Test of Computers (2006)","DOI":"10.1109\/TEST.2006.297716"},{"key":"29_CR6","doi-asserted-by":"crossref","unstructured":"Bhunia, S., Mukhopadhyay, S., Roy, K.: Process Variations and Process-Tolerant Design. In: 20th International Conference on VLSI Design (2007)","DOI":"10.1109\/VLSID.2007.131"},{"key":"29_CR7","doi-asserted-by":"crossref","unstructured":"Busson, P., Chawla, N., Bach, J., Le Tual, S., Singh, H., Gupta, V., Urard, P.: For anonymous review A 1GHz Digital Channel Multiplexer for Satellite Outdoor Unit Based on a 65nm CMOS Transceiver. In: IEEE International Solid-State Circuits Conference (2009)","DOI":"10.1109\/ISSCC.2009.4977406"},{"key":"29_CR8","unstructured":"Epinat, A., Wilson, R.: Yield Enhancement Methodology for CMOS Standard Cells. In: Proceeding of the 7th International Symposium on Quality Electronic Design, ISQED 2006 (2006)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11802-9_29","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T17:36:42Z","timestamp":1558287402000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11802-9_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642118012","9783642118029"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11802-9_29","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}