{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T05:16:37Z","timestamp":1739855797253,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642118012"},{"type":"electronic","value":"9783642118029"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11802-9_32","type":"book-chapter","created":{"date-parts":[[2010,2,5]],"date-time":"2010-02-05T17:47:19Z","timestamp":1265392039000},"page":"276-285","source":"Crossref","is-referenced-by-count":5,"title":["Quasi-Delay-Insensitive Computing Device: Methodological Aspects and Practical Implementation"],"prefix":"10.1007","author":[{"given":"Yuri","family":"Stepchenkov","sequence":"first","affiliation":[]},{"given":"Yuri","family":"Diachenko","sequence":"additional","affiliation":[]},{"given":"Victor","family":"Zakharov","sequence":"additional","affiliation":[]},{"given":"Yuri","family":"Rogdestvenski","sequence":"additional","affiliation":[]},{"given":"Nikolai","family":"Morozov","sequence":"additional","affiliation":[]},{"given":"Dmitri","family":"Stepchenkov","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"unstructured":"Varshavsky, V.: Time, Timing and Clock in Massively Parallel Computing Systems. In: Proceedings of International Conference Massively Parallel Computing Systems, Colorado Springs, USA, Special Session 2, April 6-9 (1998)","key":"32_CR1"},{"unstructured":"Beerel, P., Cortadella, J., Kondratyev, A.: Bridging the gap between asynchronous design and designers (Tutorial). In: VLSI Design Conference, Mumbai (2004)","key":"32_CR2"},{"unstructured":"Varshavsky, V., Kishinevsky, M., Marakhovsky, V., et al.: Automata Control of Concurrent Processes. In: Varshavsky, V. (ed.) Computers and Discrete Systems, Moscow, Nauka, p. 398 (1986) (in Russian)","key":"#cr-split#-32_CR3.1"},{"unstructured":"(English Translation - Self-Timed Control of Concurrent Processes, 428 p. Kluwer Academic Publishes Groop, Dordrecht (1990))","key":"#cr-split#-32_CR3.2"},{"issue":"1-2","key":"32_CR4","first-page":"61","volume":"3","author":"I.A. Sokolov","year":"2007","unstructured":"Sokolov, I.A., Stepchenkov, Y.A., Petrukhin, V.S., Djachenko, Y.G., Zakharov, V.N.: Self-Timed Circuitry - Perspective Method of Hardware Development. High Availability Systems\u00a03(1-2), 61\u201372 (2007)","journal-title":"High Availability Systems"},{"unstructured":"Plechanov, L., Stepchenkov, Y.: Experimental test of some features of strictly self-synchronized electronic circuits. Annual The Systems and Means of Informatics\u00a0(16), 445\u2013452 (2006) (in Russian)","key":"32_CR5"},{"unstructured":"IEEE Standard for Binary Floating-Point Arithmetic.\/IEEE Std. 754. New York ANSI-1985, August","key":"32_CR6"},{"key":"32_CR7","doi-asserted-by":"publisher","first-page":"151","DOI":"10.1007\/BF02109382","volume":"8","author":"S.E. McQuillan","year":"1994","unstructured":"McQuillan, S.E., McCanny, J.V.: Fast VLSI algorithms for division and square root. J. VLSI Signal Processing\u00a08, 151\u2013168 (1994)","journal-title":"J. VLSI Signal Processing"},{"doi-asserted-by":"crossref","unstructured":"Montuschi, P., Ciminiera, L., Guistina, A.: Division unit with Newton-Raphson approximation and digit-by-digit refinement of the quotient. In: IEEE Proceedings: Computers and Digital Techniques, vol.\u00a0141, pp. 317\u2013324 (1994)","key":"32_CR8","DOI":"10.1049\/ip-cdt:19941386"},{"doi-asserted-by":"crossref","unstructured":"Lang, T., Montuschi, P.: Very-high radix combined division and square root with prescaling and selection by rounding. In: Proceedings of the 12th IEEE Symposium on Computer Arithmetic, July 1995, pp. 124\u2013131 (1995)","key":"32_CR9","DOI":"10.1109\/ARITH.1995.465367"},{"doi-asserted-by":"crossref","unstructured":"Arjun Prabhu, J., Zyner, G.B.: 167 MHz Radix-8 Divide and Square Root Using Overlapped Radix-2 Stages. In: Proceedings of the 12th Symposium on Computer Arithmetic, pp. 155\u2013162 (1995)","key":"32_CR10","DOI":"10.1109\/ARITH.1995.465363"},{"unstructured":"Ajay, N., Atul, D., Warren, J., Debjit, D.S.: 1-GHz HAL SPARC64 Dual Floating Point Unit with RAS Features. In: Proceedings of the 15th IEEE Symposium on Computer Arithmetic (2001)","key":"32_CR11"},{"issue":"11","key":"32_CR12","doi-asserted-by":"publisher","first-page":"1651","DOI":"10.1109\/4.98986","volume":"26","author":"T.E. Williams","year":"1991","unstructured":"Williams, T.E., Horowitz, M.A.: A Zero-Overhead Self-Timed 160-ns 54-b CMOS Divider. IEEE Journal of Solid-State Circuits\u00a026(11), 1651\u20131661 (1991)","journal-title":"IEEE Journal of Solid-State Circuits"},{"doi-asserted-by":"crossref","unstructured":"Matsubara, G., Ide, N., Tago, H., Suzuki, S., Goto, N.: 30-m 55-b Shared Radix 2 Division and Square Root Using a Self-Timed Circuit. In: Proceedings of the 12th Symposium on Computer Arithmetic, pp. 98\u2013105 (1995)","key":"32_CR13","DOI":"10.1109\/ARITH.1995.465371"},{"unstructured":"Chartered Semiconductor 0.18m IB Process 1.8-Volt SAGE-XTM. Standard Cell Library Databook \/ Artisan Components, Release 1.0 (February 2003)","key":"32_CR14"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11802-9_32","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T00:26:15Z","timestamp":1739838375000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11802-9_32"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642118012","9783642118029"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11802-9_32","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}