{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:01:21Z","timestamp":1725544881512},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642118012"},{"type":"electronic","value":"9783642118029"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11802-9_38","type":"book-chapter","created":{"date-parts":[[2010,2,5]],"date-time":"2010-02-05T12:47:19Z","timestamp":1265374039000},"page":"336-346","source":"Crossref","is-referenced-by-count":0,"title":["An On-Chip Multi-mode Buck DC-DC Converter for Fine-Grain DVS on a Multi-power Domain SoC Using a 65-nm Standard CMOS Logic Process"],"prefix":"10.1007","author":[{"given":"Motoi","family":"Ichihashi","sequence":"first","affiliation":[]},{"given":"H\u00e9l\u00e8ne","family":"Lhermet","sequence":"additional","affiliation":[]},{"given":"Edith","family":"Beign\u00e9","sequence":"additional","affiliation":[]},{"given":"Fr\u00e9d\u00e9ric","family":"Rothan","sequence":"additional","affiliation":[]},{"given":"Marc","family":"Belleville","sequence":"additional","affiliation":[]},{"given":"Amara","family":"Amara","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"38_CR1","unstructured":"The International Technology Roadmap for Semiconductors: Process integration, devices, and structures. 2006 Update (2006)"},{"key":"38_CR2","doi-asserted-by":"crossref","unstructured":"Hattori, T., Irita, T., Ito, M., Yamamoto, E., Kato, H., Sado, G., Yamada, T., Nishiyama, K., Yagi, H., Koike, T., Tsuchihashi, Y., Higashida, M., Asano, H., Hayashibara, I., Tatezawa, K., Shimazaki, Y., Morino, N., Hirose, K., Tamaki, S., Yoshioka, S., Tsuchihashi, R., Arai, N., Akiyama, T., Ohno, K.: A power management scheme controlling 20 power domains for a single-chip mobile processor. In: ISSCC (IEEE International Solid-State Circuit Conference) (February 2006)","DOI":"10.1109\/ISSCC.2006.1696282"},{"key":"38_CR3","doi-asserted-by":"crossref","unstructured":"Burd, T.D., Brodersen, R.W.: Energy efficient cmos microprocessor design. In: Proc. 28th Hawaii International Conference of System Sciences (January 1995)","DOI":"10.1109\/HICSS.1995.375385"},{"key":"38_CR4","doi-asserted-by":"crossref","unstructured":"Kuroda, T., Fujita, T., Mita, S., Nagamatu, T., Yoshioka, S., Sano, F., Norishima, M., Murota, M., Kako, M., Kinugawa, M., Kakumu, M., Sakurai, T.: A 0.9v 150mhz 10mw 4mm2 2-d discrete cosine transform core processor with variable-threshold-voltage scheme. In: ISSCC (IEEE International Solid-State Circuit Conference) Feburuary (1996)","DOI":"10.1109\/JSSC.1996.542322"},{"key":"38_CR5","doi-asserted-by":"crossref","unstructured":"Nowka, K.J., Carpenter, G.D., MacDonald, E.W., Ngo, H.C., Brock, B.C., Ishii, K., Nguyen, T.Y., Burns, J.L.: A 32-bit powerpc system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling. IEEE J. Solid-State Circuits (November 2002)","DOI":"10.1109\/JSSC.2002.803941"},{"key":"38_CR6","doi-asserted-by":"crossref","unstructured":"Lattard, D., Beign\u00e9, E., Bernard, C., Bour, C., Fabien Clermidy, Y.D., Durupt, J., Varreau, D., Vivet, P., P\u00e9nard, P., Bouttier, A., Berrens, F.: A telecom baseband circuit based on an asynchronous network-on-chip. In: ISSCC (IEEE International Solid-State Circuit Conference) (Feburuary (2007)","DOI":"10.1109\/ISSCC.2007.373392"},{"key":"38_CR7","doi-asserted-by":"crossref","unstructured":"Roy, K., Mukhopadhyay, S., Mahmoodi-Meimand, H.: Leakage current mechanisms and leakage reduction techniques in deep-submicrometer cmos circuits. Proceedings of the IEEE (Feburuary 2003)","DOI":"10.1109\/JPROC.2002.808156"},{"key":"38_CR8","doi-asserted-by":"crossref","unstructured":"Mutoh, S., Douseki, T., Matsuya, Y., Aoki, T.: Satoshi, Shigematsu, Yamada, J.: 1-v power supply high-speed digital circuit technology with multithreshold-voltage cmos. IEEE J. Solid-State Circuits (August 1995)","DOI":"10.1109\/4.400426"},{"key":"38_CR9","doi-asserted-by":"crossref","unstructured":"Valentian, A., Beign\u00e9, E.: Automatic gate biasing of an sccmos power switch achieving maximum leakage reduction and lowering leakage current variability. IEEE J. Solid-State Circuits (July 2008)","DOI":"10.1109\/JSSC.2008.922710"},{"key":"38_CR10","doi-asserted-by":"crossref","unstructured":"Valentian, A., Beign\u00e9, E.: Gate bias circuit for an sccmos power switch achieving maximum leakage reduction. In: ESSCIRC (European Solid-State Circuits Conference) (September 2007)","DOI":"10.1109\/ESSCIRC.2007.4430303"},{"key":"38_CR11","doi-asserted-by":"crossref","unstructured":"Beign\u00e9, E., Clermidy, F., Durupt, J., Lhermet, H., Miermont, S., Thonnart, Y., Xuan, T.T., Valentian, A., Varreau, D., Vivet, P.: An asynchronous power aware and adaptive noc based circuit. In: IEEE Symposium on VLSI Circuits (June 2008)","DOI":"10.1109\/VLSIC.2008.4586002"},{"key":"38_CR12","doi-asserted-by":"crossref","unstructured":"Hiraki, M., Ito, T., Fujiwara, A., Ohashi, T., Hamano, T., Noda, T.: A 63-\u03bcw standby power microcontroller with on-chip hybrid regulator scheme. IEEE J. Solid-State Circuits (May 2002)","DOI":"10.1109\/4.997854"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11802-9_38","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,29]],"date-time":"2023-05-29T23:49:36Z","timestamp":1685404176000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11802-9_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642118012","9783642118029"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11802-9_38","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}