{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:04:25Z","timestamp":1759147465231,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642118012"},{"type":"electronic","value":"9783642118029"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11802-9_7","type":"book-chapter","created":{"date-parts":[[2010,2,5]],"date-time":"2010-02-05T17:47:19Z","timestamp":1265392039000},"page":"26-35","source":"Crossref","is-referenced-by-count":9,"title":["Residue Arithmetic for Variation-Tolerant Design of Multiply-Add Units"],"prefix":"10.1007","author":[{"given":"Ioannis","family":"Kouretas","sequence":"first","affiliation":[]},{"given":"Vassilis","family":"Paliouras","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"7_CR1","volume-title":"Design for Manufacturability and Statistical Design: A Constructive Approach","author":"O. Michael","year":"2006","unstructured":"Michael, O., Sani, N., Boning, D.: Design for Manufacturability and Statistical Design: A Constructive Approach. Springer-Verlag New York, Inc., Secaucus (2006)"},{"key":"7_CR2","volume-title":"Statistical Analysis and Optimization for VLSI: Timing and Power","author":"A. Srivastava","year":"2005","unstructured":"Srivastava, A., Sylvester, D., Blaauw, D.: Statistical Analysis and Optimization for VLSI: Timing and Power. Kluwer Academic Publishers, Dordrecht (2005)"},{"key":"7_CR3","volume-title":"Timing","author":"S. Sapatnekar","year":"2004","unstructured":"Sapatnekar, S.: Timing. Kluwer Academic Publishers, Dordrecht (2004)"},{"key":"7_CR4","doi-asserted-by":"publisher","first-page":"764","DOI":"10.1145\/1065579.1065781","volume-title":"DAC 2005: Proceedings of the 42nd annual conference on Design automation","author":"F.N. Najm","year":"2005","unstructured":"Najm, F.N.: On the need for statistical timing analysis. In: DAC 2005: Proceedings of the 42nd annual conference on Design automation, pp. 764\u2013765. ACM, New York (2005)"},{"key":"7_CR5","doi-asserted-by":"crossref","unstructured":"Rubanov, N.: An information theoretic framework to compute the MAX\/MIN operations in parameterized statistical timing analysis. In: International Symposium on Quality Electronic Design, pp. 728\u2013733 (2009)","DOI":"10.1109\/ISQED.2009.4810383"},{"key":"7_CR6","doi-asserted-by":"crossref","unstructured":"Viswanath, P., Murthy, P., Das, D., Venkatraman, R., Mandal, A., Veeravalli, A.: Optimization strategies to improve statistical timing. In: International Symposium on Quality Electronic Design, pp. 476\u2013481 (2009)","DOI":"10.1109\/ISQED.2009.4810341"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"Singhee, A., Singhal, S., Rutenbar, R.A.: Practical, fast monte carlo statistical static timing analysis: Why and how. In: International Conference on Computer-Aided Design, pp. 190\u2013195 (2008)","DOI":"10.1109\/ICCAD.2008.4681573"},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"Jaffari, J., Anis, M.: On efficient monte carlo-based statistical static timing analysis of digital circuits. In: International Conference on Computer-Aided Design, pp. 196\u2013203 (2008)","DOI":"10.1109\/ICCAD.2008.4681574"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"Liu, J.H., Zeng, J.K., Hong, A.S., Chen, L., Chen, C.C.P.: Process-variation statistical modeling for VLSI timing analysis. In: International Symposium on Quality Electronic Design, pp. 730\u2013733 (2008)","DOI":"10.1109\/ISQED.2008.4479828"},{"key":"7_CR10","doi-asserted-by":"crossref","unstructured":"Mutlu, A., Le, K.J., Celik, M., sun Tsien, D., Shyu, G., Yeh, L.C.: An exploratory study on statistical timing analysis and parametric yield optimization. In: International Symposium on Quality Electronic Design, pp. 677\u2013684 (2007)","DOI":"10.1109\/ISQED.2007.34"},{"key":"7_CR11","doi-asserted-by":"crossref","unstructured":"Mangassarian, H., Anis, M.: On statistical timing analysis with inter- and intra-die variations. In: Design, Automation and Test in Europe Conference and Exhibition, pp. 132\u2013137 (2005)","DOI":"10.1109\/DATE.2005.226"},{"key":"7_CR12","doi-asserted-by":"crossref","unstructured":"Najm, F.N., Menezes, N.: Statistical timing analysis based on a timing yield model. In: Design Automation Conference, pp. 460\u2013465 (2004)","DOI":"10.1145\/996566.996696"},{"key":"7_CR13","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1109\/VTEST.2000.843832","volume-title":"VLSI Test Symposium","author":"J.J. Liou","year":"2000","unstructured":"Liou, J.J., Cheng, K.T., Mukherjee, D.A.: Path selection for delay testing of deep sub-micron devices using statistical performance sensitivity analysis. In: VLSI Test Symposium, p. 97. IEEE, Los Alamitos (2000)"},{"key":"7_CR14","doi-asserted-by":"crossref","unstructured":"Huang, J.F., Chang, V.C., Liu, S., Doong, K.Y., Chang, K.J.: Modeling sub-90nm on-chip variation using monte carlo method for DFM. In: Asia and South Pacific Design Automation Conference, pp. 221\u2013225 (2007)","DOI":"10.1109\/ASPDAC.2007.357989"},{"key":"7_CR15","doi-asserted-by":"crossref","unstructured":"Efstathiou, C., Vergos, H.T., Nikolos, D.: Modulo 2 n \u00b11 adder design using select-prefix blocks. IEEE Transactions on Computers\u00a052(11) (November 2003)","DOI":"10.1109\/TC.2003.1244938"},{"issue":"1","key":"7_CR16","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/12.980018","volume":"51","author":"A.A. Hiasat","year":"2002","unstructured":"Hiasat, A.A.: High-speed and reduced area modular adder structures for RNS. IEEE Transactions on Computers\u00a051(1), 84\u201389 (2002)","journal-title":"IEEE Transactions on Computers"},{"key":"7_CR17","doi-asserted-by":"crossref","unstructured":"Wang, Z., Jullien, G.A., Miller, W.C.: An algorithm for multiplication modulo (2 n \u2009+\u20091). In: Proceedings of 29th Asilomar Conference on Signals, Systems and Computers, Pacific Grove, CA, pp. 956\u2013960 (1996)","DOI":"10.1109\/ACSSC.1995.540841"},{"key":"7_CR18","doi-asserted-by":"crossref","unstructured":"Bernocchi, G.L., Cardarilli, G.C., Re, A.D., Nannarelli, A., Re, M.: Low-power adaptive filter based on rns components. In: ISCAS, pp. 3211\u20133214 (2007)","DOI":"10.1109\/ISCAS.2007.378155"},{"key":"7_CR19","doi-asserted-by":"crossref","unstructured":"Nannarelli, A., Re, M., Cardarilli, G.C.: Tradeoffs Between Residue Number System and Traditional FIR Filters. In: Proceedings of the 2001 IEEE International Symposium on Circuits and Systems (ISCAS), vol.\u00a0II, pp. 305\u2013308 (2001)","DOI":"10.1109\/ISCAS.2001.921068"},{"key":"7_CR20","volume-title":"Residue Number System Arithmetic: Modern Applications in Digital Signal Processing","author":"M.A. Soderstrand","year":"1986","unstructured":"Soderstrand, M.A., Jenkins, W.K., Jullien, G.A., Taylor, F.J.: Residue Number System Arithmetic: Modern Applications in Digital Signal Processing. IEEE Press, Los Alamitos (1986)"},{"key":"7_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"93","DOI":"10.1007\/978-3-540-95948-9_10","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"I. Kouretas","year":"2009","unstructured":"Kouretas, I., Paliouras, V.: Mixed radix-2 and high-radix RNS bases for low-power multiplication. In: Svensson, L., Monteiro, J. (eds.) PATMOS 2008. LNCS, vol.\u00a05349, pp. 93\u2013102. Springer, Heidelberg (2009)"},{"issue":"2","key":"7_CR22","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1109\/4.982424","volume":"37","author":"K. Bowman","year":"2002","unstructured":"Bowman, K., Duvall, S., Meindl, J.: Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE Journal of Solid-State Circuits\u00a037(2), 183\u2013190 (2002)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"7_CR23","doi-asserted-by":"crossref","unstructured":"Zimmermann, R.: Efficient VLSI implementation of modulo (2 n \u00b11) addition and multiplication. In: ARITH 1999: Proceedings of the 14th IEEE Symposium on Computer Arithmetic, p. 158 (1999)","DOI":"10.1109\/ARITH.1999.762841"},{"issue":"4","key":"7_CR24","doi-asserted-by":"publisher","first-page":"491","DOI":"10.1109\/TC.2005.63","volume":"54","author":"C. Efstathiou","year":"2005","unstructured":"Efstathiou, C., Vergos, H.T., Dimitrakopoulos, G., Nikolos, D.: Efficient diminished-1 modulo 2 n \u2009+\u20091 multipliers. IEEE Transactions on Computers\u00a054(4), 491\u2013496 (2005)","journal-title":"IEEE Transactions on Computers"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11802-9_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T00:26:10Z","timestamp":1739838370000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11802-9_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642118012","9783642118029"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11802-9_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}