{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:01:51Z","timestamp":1725544911145},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642118012"},{"type":"electronic","value":"9783642118029"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11802-9_8","type":"book-chapter","created":{"date-parts":[[2010,2,5]],"date-time":"2010-02-05T17:47:19Z","timestamp":1265392039000},"page":"36-45","source":"Crossref","is-referenced-by-count":1,"title":["Exponent Monte Carlo for Quick Statistical Circuit Simulation"],"prefix":"10.1007","author":[{"given":"Paul","family":"Zuber","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladimir","family":"Matvejev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Roussel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Petr","family":"Dobrovoln\u00fd","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miguel","family":"Miranda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"Asenov, A., et al.: Advanced simulation of statistical variability and reliability in nano CMOS transistors. In: IEDM 2008 (2008)","DOI":"10.1109\/IEDM.2008.4796712"},{"key":"8_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"516","DOI":"10.1007\/978-3-540-74442-9_50","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"F. Centurelli","year":"2007","unstructured":"Centurelli, F., Giancane, L., Olivieri, M., Scotti, G., Trifiletti, A.: A Statistical Model of Logic Gates for Monte Carlo Simulation Including On-Chip Variations. In: Az\u00e9mard, N., Svensson, L. (eds.) PATMOS 2007. LNCS, vol.\u00a04644, pp. 516\u2013525. Springer, Heidelberg (2007)"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"Dierickx, B., et al.: Propagating variability from technology to system level. In: Physics of Semiconductor Devices, Mumbai, pp. 74\u201379 (2007)","DOI":"10.1109\/IWPSD.2007.4472457"},{"key":"8_CR4","volume-title":"Monte Carlo methods","author":"J.M. Hammersley","year":"1983","unstructured":"Hammersley, J.M., Handscomb, D.C.: Monte Carlo methods. Chapman and Hall, London (1983)"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Doorn, T.S., ter Maten, E.J.W., Croon, J.A., Di Bucchianico, A., Wittich, O.: Importance sampling Monte Carlo simulations for accurate estimation of SRAM yield. In: ESSCIRC 2008 (2008)","DOI":"10.1109\/ESSCIRC.2008.4681834"},{"issue":"3","key":"8_CR6","first-page":"180","volume":"2","author":"D.E. Hocevar","year":"1983","unstructured":"Hocevar, D.E., Lightner, M.R., Trick, T.N.: A Study of Variance Reduction Techniques for Estimating Circuit Yields. IEEE TCAD\u00a02(3), 180\u2013192 (1983)","journal-title":"IEEE TCAD"},{"key":"8_CR7","first-page":"263","volume":"1","author":"H. Kahn","year":"1953","unstructured":"Kahn, H., Marshall, A.W.: Methods of reducing sample size in Monte Carlo computations. J. Oper. Res. Soc. Amer.\u00a01, 263 (1953)","journal-title":"J. Oper. Res. Soc. Amer."},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Kanj, R., Joshi, R., Nassif, S.: Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events. In: DAC 2006 (2006)","DOI":"10.1145\/1146909.1146930"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Kanj, R., Joshi, R.V., Kuang, J.B., Kim, J., Meterelliyoz, M., Reohr, W., Nassif, S.R., Nowka, K.J.: Statistical yield analysis of silicon-on-insulator embedded DRAM. In: ISQED (2009)","DOI":"10.1109\/ISQED.2009.4810292"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Kosbar, K.L., Chang, T.F.: Conservative confidence intervals of importance sampling estimates. In: MILCOM 1992 (1992)","DOI":"10.1109\/MILCOM.1992.244065"},{"key":"8_CR11","series-title":"Kluwer International Series In Engineering And Computer Science Series","volume-title":"Logic Synthesis and Verification","author":"Y. Kukimoto","year":"2002","unstructured":"Kukimoto, Y., Berkelaar, M., Sakallah, K.: Static timing analysis. In: Hassoun, S., Sasao, T. (eds.) Logic Synthesis and Verification. Kluwer International Series In Engineering And Computer Science Series, vol.\u00a0654. Kluwer, Dordrecht (2002)"},{"key":"8_CR12","unstructured":"Matvejev, V.: Optimal Gamma in Exponent Monte Carlo Simulation of SRAM. Master\u2019s thesis, Univ. Furtwangen (2009)"},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"Mukhopadhyay, S., Mahmoodi, H., Roy, K.: Statistical design and optimization of SRAM cell for yield enhancement. In: ICCAD 2004 (2004)","DOI":"10.1109\/ICCAD.2004.1382534"},{"issue":"5","key":"8_CR14","doi-asserted-by":"publisher","first-page":"1433","DOI":"10.1109\/JSSC.1989.572629","volume":"24","author":"M. Pelgrom","year":"1989","unstructured":"Pelgrom, M., Duinmaijer, A., Welbers, A.: Matching properties of MOS transistors. Solid-State Circuits\u00a024(5), 1433\u20131439 (1989)","journal-title":"Solid-State Circuits"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"Singhee, A., Rutenbar, R.A.: Statistical Blockade: A Novel Method for Very Fast Monte Carlo Simulation of Rare Circuit Events, and its Application. In: DATE 2007 (2007)","DOI":"10.1109\/DATE.2007.364490"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"Singhee, A., Singhal, S., Rutenbar, R.A.: Practical, fast Monte Carlo statistical static timing analysis: why and how. In: ICCAD 2008 (2008)","DOI":"10.1109\/ICCAD.2008.4681573"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11802-9_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,12]],"date-time":"2019-03-12T08:49:12Z","timestamp":1552380552000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11802-9_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642118012","9783642118029"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11802-9_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}