{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T07:46:51Z","timestamp":1759132011269},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642118418"},{"type":"electronic","value":"9783642118425"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11842-5_60","type":"book-chapter","created":{"date-parts":[[2010,3,5]],"date-time":"2010-03-05T12:12:15Z","timestamp":1267791135000},"page":"433-441","source":"Crossref","is-referenced-by-count":8,"title":["Ultra High Throughput Implementations for MD5 Hash Algorithm on FPGA"],"prefix":"10.1007","author":[{"given":"Yuliang","family":"Wang","sequence":"first","affiliation":[]},{"given":"Qiuxia","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Liehui","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Yi","family":"Shao","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"60_CR1","doi-asserted-by":"crossref","unstructured":"Deepakumara, J., Heys, H.M., Venkatesan, R.: FPGA Implementation of MD5 Hash Algorithm. In: Proceedings of the Canadian Conference on Electrical and Computer Engineering, CCECE 2001, Toronto, Canada, May 13-16, vol.\u00a02, pp. 919\u2013924 (2001)","DOI":"10.1109\/CCECE.2001.933564"},{"key":"60_CR2","unstructured":"Diez, J.M., Bojani\u0107, S., Stanimirovic\u0107, L., Carreras, C., Nieto-Taladriz, O.: Hash Algorithms for Cryptographic Protocols:FPGA Implementations. In: Proceedings of the 10th Telecommunications Forum, TELFOR 2002, Belgrade, Yugoslavia, November 26-28 (2002)"},{"key":"60_CR3","doi-asserted-by":"crossref","unstructured":"Yiakoumis, I., Papadonikolakis, M., Michail, H.: Efficient Small-Sized Implementation of the Keyed-Hash Message Authentication Code. In: EUROCON 2005, Serbia & Montenegro, Belgrade, November 22-24 (2005)","DOI":"10.1109\/EURCON.2005.1630347"},{"key":"60_CR4","doi-asserted-by":"crossref","unstructured":"Jarvinen, K., Matti, T.: Hardware Implementation Analysis of the MD5 Hash Algorithm. In: Proceedings of the 38th Hawaii International Conference on System Sciences (2005)","DOI":"10.1109\/HICSS.2005.291"},{"issue":"1-2","key":"60_CR5","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1007\/s11265-008-0168-8","volume":"53","author":"Y.K. Lee","year":"2008","unstructured":"Lee, Y.K., Chan, H., Verbauwhede, I.: Design Methodology for Throughput Optimum Architectures of Hash Algorithms of the MD4-class. Journal of Signal Processing Systems\u00a053(1-2), 89\u2013102 (2008)","journal-title":"Journal of Signal Processing Systems"},{"key":"60_CR6","doi-asserted-by":"crossref","unstructured":"Rivest, R.L.: The MD5 Message-Digest Algorithm. RFC 1321, MIT Laboratory for Computer Science and RSA Data Security, Inc. (April 1992)","DOI":"10.17487\/rfc1321"},{"key":"60_CR7","doi-asserted-by":"crossref","unstructured":"Sklavos, N., Dimitroulakos, G., Koufopavlou, O.: An Ultra High Speed Architecture for VLSI Implementation of Hash Functions. In: Proceedings of ICECS, pp. 990\u2013993 (2003)","DOI":"10.1109\/ICECS.2003.1301675"},{"key":"60_CR8","unstructured":"Amphion. CS5315, High Performance Message Digest 5 Algorithm (MD5) Core. Datasheet (2004), http:\/\/www.amphion.com\/acrobat\/DS5315.pdf"},{"key":"60_CR9","unstructured":"Helion Technology. Datasheet, High Performance MD5 Hash Core for Xilinx FPGA (2004), http:\/\/www.heliontech.com\/downloads\/md5_xilinx_helioncore.pdf"},{"key":"60_CR10","unstructured":"Ocean Logic Ltd., http:\/\/www.ocean-logic.com"},{"key":"60_CR11","volume-title":"Altera FPGA\/CPLD design","author":"W. Jihua","year":"2005","unstructured":"Jihua, W., Cheng, W.: Altera FPGA\/CPLD design. Posts & Telecom Press, Beijing (2005)"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11842-5_60","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,26]],"date-time":"2019-05-26T13:27:05Z","timestamp":1558877225000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11842-5_60"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642118418","9783642118425"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11842-5_60","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}