{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:59:46Z","timestamp":1725551986593},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642119491"},{"type":"electronic","value":"9783642119507"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11950-7_11","type":"book-chapter","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T10:00:27Z","timestamp":1270634427000},"page":"113-125","source":"Crossref","is-referenced-by-count":11,"title":["MLP-Aware Instruction Queue Resizing: The Key to Power-Efficient Performance"],"prefix":"10.1007","author":[{"given":"Pavlos","family":"Petoumenos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgia","family":"Psychou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefanos","family":"Kaxiras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan Manuel","family":"Cebrian Gonzalez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan Luis","family":"Aragon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"11_CR1","doi-asserted-by":"crossref","unstructured":"Buyuktosunoglu, A., Albonesi, D., Schuster, S., Brooks, D., Bose, P., Cook, P.: A Circuit Level Implementation of an Adaptive Issue Queue for Power\u2013Aware Microprocessors. In: Proc. of Great Lakes Symposium on VLSI Design (2001)","DOI":"10.1145\/368122.368807"},{"key":"11_CR2","doi-asserted-by":"crossref","unstructured":"Folegnani, D., Gonz\u00e1lez, A.: Energy-effective issue logic. In: Proc. of the International Symposium on Computer Architecture (2001)","DOI":"10.1145\/379240.379266"},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Kucuk, G., Ghose, K., Ponomarev, D.V., Kogge, P.M.: Energy-Efficient Instruction Dispatch Buffer Design for Superscalar Processors. In: Proc. of the International Symposium on Low Power Electronics and Design (2001)","DOI":"10.1145\/383082.383144"},{"key":"11_CR4","doi-asserted-by":"crossref","unstructured":"Eyerman, S., Eeckhout, L.: A Memory-Level Parallelism Aware Fetch Policy for SMT Processors. In: Proc. of the International Symposium on High Performance Computer Architecture (2007)","DOI":"10.1109\/HPCA.2007.346201"},{"key":"11_CR5","unstructured":"Glew, A.: MLP yes! ILP no! In: ASPLOS Wild and Crazy Ideas Session 1998 (1998)"},{"key":"11_CR6","doi-asserted-by":"crossref","unstructured":"Karkhanis, T.S., Smith, J.E.: A first-order uperscalar processor model. In: Proc. of the International Symposium on Computer Architecture (2004)","DOI":"10.1145\/1028176.1006729"},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"Chou, Y., Fahs, B., Abraham, S.: Microarchitecture optimizations for exploiting memory-level parallelism. In: Proc. of the International Symposium on Computer Architecture (2004)","DOI":"10.1145\/1028176.1006708"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Lynch, D.N., Mutlu, O., Patt, Y.N.: A Case for MLP-Aware Cache Replacement. In: Proc. of the International Symposium on Computer Architecture (2006)","DOI":"10.1145\/1150019.1136501"},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"Sohi, G.S., Vajapeyam, S.: Instruction Issue Logic for High-Performance, Interruptable Pipelined Processors. In: Proc. of the International Symposium on Computer Architecture (1987)","DOI":"10.1145\/30350.30354"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"Ghose, K., Kamble, M.B.: Reducing Power in Superscalar Processor Caches using Subbanking, Multiple Line Buffers, and Bit Line Segmentation. In: Proc. of the International Symposium on Low Power Electronics and Design (1999)","DOI":"10.1145\/313817.313860"},{"key":"11_CR11","doi-asserted-by":"crossref","unstructured":"Ponomarev, D., Kucuk, G., Ghose, K.: Dynamic Resizing of Superscalar Datapath Components for Energy Efficiency. IEEE Transactions on Computers (2006)","DOI":"10.1109\/TC.2006.23"},{"key":"11_CR12","unstructured":"Iyer, A., Marculescu, D.: Power aware microarchitecture resource scaling. Design, Automation and Test in Europe (2001)"},{"key":"11_CR13","unstructured":"Rotenberg, E., Smith, J., Bennett, S.: Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching. In: Proc. of the International Symposium on Microarchitecture (1996)"},{"key":"11_CR14","unstructured":"Tarjan, D., Thoziyoor, S., Jouppi, N.P.: CACTI 4.0. Hewlett-Packard Laboratories Technical Report #HPL-2006-86 (2006)"},{"key":"11_CR15","doi-asserted-by":"crossref","unstructured":"Brooks, D.M., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: Proc. of the International Symposium Computer Architecture (2000)","DOI":"10.1145\/339647.339657"},{"key":"11_CR16","doi-asserted-by":"crossref","unstructured":"Gonzalez, R., Horowitz, M.: Energy Dissipation in General Purpose Microprocessors. IEEE J. Solid-State Circuits (1996)","DOI":"10.1109\/4.535411"},{"key":"11_CR17","doi-asserted-by":"crossref","unstructured":"Zyuban, V., Brooks, D., Srinivasan, V., Gschwind, M., Bose, P., Strenski, P.N., Emma, P.G.: Integrated Analysis of Power and Performance of Pipelined Microprocessors. IEEE Transactions on Computers (2004)","DOI":"10.1109\/TC.2004.46"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2010"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11950-7_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T17:56:55Z","timestamp":1558288615000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11950-7_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642119491","9783642119507"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11950-7_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}