{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T22:10:01Z","timestamp":1740003001270,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642119491"},{"type":"electronic","value":"9783642119507"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11950-7_12","type":"book-chapter","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T10:00:27Z","timestamp":1270634427000},"page":"126-137","source":"Crossref","is-referenced-by-count":0,"title":["Exploiting Inactive Rename Slots for Detecting Soft Errors"],"prefix":"10.1007","author":[{"given":"Mehmet","family":"Kayaalp","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O\u011fuz","family":"Ergin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Osman S.","family":"\u00dcnsal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"3","key":"12_CR1","doi-asserted-by":"publisher","first-page":"258","DOI":"10.1109\/MDT.2005.69","volume":"22","author":"R. Baumann","year":"2005","unstructured":"Baumann, R.: Soft Errors in Advanced Computer Systems. IEEE Design & Test of Computers\u00a022(3), 258\u2013266 (2005)","journal-title":"IEEE Design & Test of Computers"},{"key":"12_CR2","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/L-CA.2006.12","volume":"5","author":"O. Ergin","year":"2006","unstructured":"Ergin, O., Unsal, O., Vera, X., Gonz\u00e1lez, A.: Exploiting Narrow Values for Soft Error Tolerance. IEEE Computer Architecture Letters (CAL)\u00a05, 12\u201315 (2006)","journal-title":"IEEE Computer Architecture Letters (CAL)"},{"key":"12_CR3","unstructured":"Ergin, O., Yalcin, G., Unsal, O., Valero, M.: Exploiting the Dependency Checking Logic of the Rename Stage for Soft Error Detection. In: 1st Workshop on Design for Reliability (DFR 2009) (January 2009)"},{"key":"12_CR4","doi-asserted-by":"crossref","unstructured":"Ernst, D., Austin, T.: Efficient Dynamic Scheduling Through Tag Elimination. In: ISCA, vol.\u00a030, pp. 37\u201346 (2002)","DOI":"10.1145\/545214.545221"},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"Gochman, S., Mendelson, A., Naveh, A., Rotem, E.: Introduction to Intel Core Duo Processor Architecture. Intel Technology Journal\u00a010(2) (May 2006)","DOI":"10.1535\/itj.1002.01"},{"key":"12_CR6","unstructured":"Hinton, G., et al.: The Microarchitecture of the Pentium 4 Processor. Intel Technology Journal\u00a05(1) (February 2001)"},{"key":"12_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"200","DOI":"10.1007\/11572961_17","volume-title":"Advances in Computer Systems Architecture","author":"J.S. Hu","year":"2005","unstructured":"Hu, J.S., Link, G.M., John, J.K., Wang, S., Ziavras, S.G.: Resource-driven optimizations for transient fault detecting superscalar microarchitectures. In: Srikanthan, T., Xue, J., Chang, C.-H. (eds.) ACSAC 2005. LNCS, vol.\u00a03740, pp. 200\u2013214. Springer, Heidelberg (2005)"},{"issue":"2","key":"12_CR8","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/40.755465","volume":"19","author":"R.E. Kessler","year":"1999","unstructured":"Kessler, R.E.: The Alpha 21264 Microprocessor. IEEE Micro\u00a019(2), 24\u201336 (1999)","journal-title":"IEEE Micro"},{"key":"12_CR9","unstructured":"Moshovos, A.: Power Aware Register Renaming, Computer Engineering Group Technical Report 01-08-2, University of Toronto (2002)"},{"key":"12_CR10","doi-asserted-by":"crossref","unstructured":"Mukherjee, S.S., et al.: A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor. In: MICRO, pp. 29\u201340 (2003)","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"12_CR11","doi-asserted-by":"crossref","unstructured":"Mukherjee, S.S., et al.: Detailed Design and Evaluation of Redundant Multithreading Alternatives. In: ISCA, vol.\u00a030(2), pp. 99\u2013110 (2002)","DOI":"10.1145\/545214.545227"},{"key":"12_CR12","unstructured":"Phelan, R.: Addressing Soft Errors in ARM Core-based Designs, White Paper, ARM (December 2003)"},{"key":"12_CR13","doi-asserted-by":"crossref","unstructured":"Reinhardt, S.K., Mukherjee, S.S.: Transient Fault Detection via Simultaneous Multithreading. In: ISCA, vol.\u00a028(2), pp. 25\u201336 (2000)","DOI":"10.1145\/342001.339652"},{"key":"12_CR14","unstructured":"Rotenberg, E., et al.: Trace cache: a low latency approach to high bandwidth instruction fetching. Tech Report 1310, CS Dept., Univ. of Wisc. - Madison (1996)"},{"issue":"6","key":"12_CR15","doi-asserted-by":"publisher","first-page":"672","DOI":"10.1109\/TC.2006.88","volume":"55","author":"R. Sangireddy","year":"2006","unstructured":"Sangireddy, R.: Reducing Rename Logic Complexity for High-Speed and Low-Power Front-End Architectures. IEEE Transactions on Computers\u00a055(6), 672\u2013685 (2006)","journal-title":"IEEE Transactions on Computers"},{"key":"12_CR16","unstructured":"Sharkey, J.: M-Sim: A Flexible, Multithreaded Architectural Simulation Environment. Technical Report CS-TR-05-DP01, Dept. of CS, SUNY \u2014 Binghamton (October 2005)"},{"issue":"5","key":"12_CR17","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/40.877952","volume":"20","author":"D. Sima","year":"2000","unstructured":"Sima, D.: The Design Space of Register Renaming Techniques. IEEE Micro\u00a020(5), 70\u201383 (2000)","journal-title":"IEEE Micro"},{"key":"12_CR18","unstructured":"Sridharan, V., Kaeli, D., Biswas, A.: Reliability in the Shadow of Long-Stall Instructions. In: SELSE-3 (2007)"},{"key":"12_CR19","doi-asserted-by":"crossref","unstructured":"Vijaykumar, T.N., Pomeranz, I., Cheng, K.: Transient-Fault Recovery Using Simultaneous Multithreading. In: ISCA, pp. 87\u201398 (2002)","DOI":"10.1145\/545214.545226"},{"key":"12_CR20","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1109\/L-CA.2007.14","volume":"6","author":"G. Yal\u00e7\u0131n","year":"2007","unstructured":"Yal\u00e7\u0131n, G., Ergin, O.: Using Tag-Match Comparators for Detecting Soft Errors. IEEE Computer Architecture Letters\u00a06, 53\u201356 (2007)","journal-title":"IEEE Computer Architecture Letters"},{"key":"12_CR21","doi-asserted-by":"crossref","unstructured":"Yourst, M.T.: PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator. In: Performance Analysis of Systems & Software, pp. 23\u201334 (2007)","DOI":"10.1109\/ISPASS.2007.363733"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2010"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11950-7_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T21:47:41Z","timestamp":1740001661000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11950-7_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642119491","9783642119507"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11950-7_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}