{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T05:21:31Z","timestamp":1740028891397,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642119491"},{"type":"electronic","value":"9783642119507"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11950-7_2","type":"book-chapter","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T10:00:27Z","timestamp":1270634427000},"page":"2-14","source":"Crossref","is-referenced-by-count":16,"title":["How to Enhance a Superscalar Processor to Provide Hard Real-Time Capable In-Order SMT"],"prefix":"10.1007","author":[{"given":"J\u00f6rg","family":"Mische","sequence":"first","affiliation":[]},{"given":"Irakli","family":"Guliashvili","sequence":"additional","affiliation":[]},{"given":"Sascha","family":"Uhrig","sequence":"additional","affiliation":[]},{"given":"Theo","family":"Ungerer","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"2_CR1","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Levy, H.M.: Simultaneous multithreading: maximizing on-chip parallelism. In: ISCA 1995, pp. 392\u2013403 (1995)","DOI":"10.1145\/225830.224449"},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"Gerosa, G., Curtis, S., D\u2019Addeo, M., Jiang, B., Kuttanna, B., Merchant, F., Patel, B., Taufique, M., Samarchi, H.: A Sub-1W to 2W Low-Power IA Processor for Mobile Internet Devices and Ultra-Mobile PCs in 45nm Hi-K Metal Gate CMOS. In: IEEE International Solid-State Circuits Conference (ISSCC 2008), pp. 256\u2013611 (2008)","DOI":"10.1109\/ISSCC.2008.4523154"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"Mische, J., Uhrig, S., Kluge, F., Ungerer, T.: Exploiting Spare Resources of In-order SMT Processors Executing Hard Real-time Threads. In: ICCD 2008, pp. 371\u2013376 (2008)","DOI":"10.1109\/ICCD.2008.4751887"},{"key":"2_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"125","DOI":"10.1007\/978-3-540-92990-1_11","volume-title":"High Performance Embedded Architectures and Compilers","author":"J. Mische","year":"2009","unstructured":"Mische, J., Uhrig, S., Kluge, F., Ungerer, T.: IPC Control for Multiple Real-Time Threads on an In-order SMT Processor. In: Seznec, A., Emer, J., O\u2019Boyle, M., Martonosi, M., Ungerer, T. (eds.) HiPEAC 2009. LNCS, vol.\u00a05409, pp. 125\u2013139. Springer, Heidelberg (2009)"},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Metzlaff, S., Uhrig, S., Mische, J., Ungerer, T.: Predictable dynamic instruction scratchpad for simultaneous multithreaded processors. In: Proceedings of the 9th Workshop on Memory Performance (MEDEA 2008), pp. 38\u201345 (2008)","DOI":"10.1145\/1509084.1509090"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Jain, R., Hughes, C.J., Adve, S.V.: Soft Real-Time Scheduling on Simultaneous Multithreaded Processors. In: RTSS 2002, pp. 134\u2013145 (2002)","DOI":"10.1109\/REAL.2002.1181569"},{"key":"2_CR7","unstructured":"Dorai, G.K., Yeung, D., Choi, S.: Optimizing SMT Processors for High Single-Thread Performance. Journal of Instruction-Level Parallelism\u00a05 (April 2003)"},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"Cazorla, F.J., Knijnenburg, P.M., Sakellariou, R., Fernndez, E., Ramirez, A., Valero, M.: Predictable Performance in SMT Processors. In: Proceedings of the 1st Conference on Computing Frontiers, pp. 433\u2013443 (2004)","DOI":"10.1145\/977091.977152"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Yamasaki, N., Magaki, I., Itou, T.: Prioritized SMT Architecture with IPC Control Method for Real-Time Processing. In: RTAS 2007, pp. 12\u201321 (2007)","DOI":"10.1109\/RTAS.2007.28"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"Hily, S., Seznec, A.: Out-Of-Order Execution May Not Be Cost-Effective on Processors Featuring Simultaneous Multithreading. In: HPCA-5, pp. 64\u201367 (1999)","DOI":"10.1109\/HPCA.1999.744331"},{"issue":"4","key":"2_CR11","doi-asserted-by":"publisher","first-page":"1092","DOI":"10.1093\/ietfec\/e91-a.4.1092","volume":"E91-A","author":"C. Zang","year":"2008","unstructured":"Zang, C., Imai, S., Frank, S., Kimura, S.: Issue Mechanism for Embedded Simultaneous Multithreading Processor. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences\u00a0E91-A(4), 1092\u20131100 (2008)","journal-title":"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"},{"key":"2_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"539","DOI":"10.1007\/978-3-540-30501-9_103","volume-title":"Parallel and Distributed Computing: Applications and Technologies","author":"B.I. Moon","year":"2004","unstructured":"Moon, B.I., Yoon, H., Yun, I., Kang, S.: An In-Order SMT Architecture with Static Resource Partitoning for Consumer Applications. In: Liew, K.-M., Shen, H., See, S., Cai, W. (eds.) PDCAT 2004. LNCS, vol.\u00a03320, pp. 539\u2013544. Springer, Heidelberg (2004)"},{"key":"2_CR13","doi-asserted-by":"crossref","unstructured":"El-Moursy, A., Garg, R., Albonesi, D.H., Dwarkadas, S.: Partitioning Multi-Threaded Processors with a Large Number of Threads. In: IEEE International Symposium on Performance Analysis of Systems and Software, March 2005, pp. 112\u2013123 (2005)","DOI":"10.1109\/ISPASS.2005.1430566"},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"Raasch, S.E., Reinhardt, S.K.: The Impact of Resource Partitioning on SMT Processors. In: PACT 2003, pp. 15\u201325 (2003)","DOI":"10.1109\/PACT.2003.1237998"},{"key":"2_CR15","doi-asserted-by":"crossref","unstructured":"El-Haj-Mahmoud, A., AL-Zawawi, A.S., Anantaraman, A., Rotenberg, E.: Virtual Multiprocessor: An Analyzable, High-Performance Architecture for Real-Time Computing. In: CASES 2005, pp. 213\u2013224 (2005)","DOI":"10.1145\/1086297.1086326"},{"key":"2_CR16","doi-asserted-by":"crossref","unstructured":"Lickly, B., Liu, I., Kim, S., Patel, H.D., Edwards, S.A., Lee, E.A.: Predictable programming on a precision timed architecture. In: CASES 2008, pp. 137\u2013146 (2008)","DOI":"10.1145\/1450095.1450117"},{"key":"2_CR17","unstructured":"Infineon Technologies AG: TriCore 1 User\u2019s Manual. V1.3.8 (January 2008)"},{"key":"2_CR18","unstructured":"HighTec EDV-Systeme GmbH: Website, http:\/\/www.hightec-rt.com\/"},{"key":"2_CR19","volume-title":"Computer architecture: a quantitative approach","author":"J.L. Hennessy","year":"2007","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer architecture: a quantitative approach, 4th edn. Morgan Kaufmann Publishers Inc., San Francisco (2007)","edition":"4"},{"key":"2_CR20","unstructured":"Embedded Microprocessor Benchmark Consortiu: AutoBench 1.1 software benchmark data book, http:\/\/www.eembc.com\/techlit\/datasheets\/autobench_db.pdf"},{"key":"2_CR21","unstructured":"M\u00e4rdalen WCET research group: Worst Case Execution Time Bechmarks, http:\/\/www.mrtc.mdh.se\/projects\/wcet\/benchmarks.html"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2010"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11950-7_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T21:47:40Z","timestamp":1740001660000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11950-7_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642119491","9783642119507"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11950-7_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}