{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T03:07:47Z","timestamp":1742958467062,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642121326"},{"type":"electronic","value":"9783642121333"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-12133-3_11","type":"book-chapter","created":{"date-parts":[[2010,3,8]],"date-time":"2010-03-08T10:25:50Z","timestamp":1268043950000},"page":"92-109","source":"Crossref","is-referenced-by-count":1,"title":["Application Specific FPGA Using Heterogeneous Logic Blocks"],"prefix":"10.1007","author":[{"given":"Husain","family":"Parvez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zied","family":"Marrakchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Habib","family":"Mehrez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"11_CR1","unstructured":"Altera, \n                      http:\/\/www.altera.com"},{"key":"11_CR2","doi-asserted-by":"crossref","unstructured":"Marquart, A., Betz, V., Rose, J.: Using cluster-based logic block and timing-driven packing to improve FPGA speed and density. In: International symposium on FPGA, Monterey, pp. 37\u201346 (1999)","DOI":"10.1145\/296399.296426"},{"key":"11_CR3","unstructured":"Berkeley Logic Synthesis and Verification Group, University of California, Berkeley. Berkeley Logic Interchange Format (BLIF), \n                      http:\/\/vlsi.colorado.edu\/~vis\/blif.ps"},{"key":"11_CR4","doi-asserted-by":"crossref","unstructured":"Betz, V., Marquardt, A., Rose, J.: Architecture and CAD for Deep-Submicron FPGAs (January 1999)","DOI":"10.1007\/978-1-4615-5145-4"},{"issue":"5","key":"11_CR5","doi-asserted-by":"publisher","first-page":"662","DOI":"10.1109\/TC.2007.1035","volume":"56","author":"K. Compton","year":"2007","unstructured":"Compton, K., Hauck, S.: Automatic Design of Area-Efficient Configurable ASIC Cores. IEEE Transaction on Computers\u00a056(5), 662\u2013672 (2007)","journal-title":"IEEE Transaction on Computers"},{"key":"11_CR6","doi-asserted-by":"crossref","unstructured":"Hutton, M., Yuan, R., Schleicher, J., Baeckler, G., Cheung, S., Chua, K., Phoon, H.: A Methodology for FPGA to Structured-ASIC Synthesis and Verification. In: DATE, March 2006, vol.\u00a02, pp. 64\u201369 (2006)","DOI":"10.1109\/DATE.2006.243775"},{"issue":"4598","key":"11_CR7","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S. Kirkpatrick","year":"1983","unstructured":"Kirkpatrick, S., Gelatt Jr., C.D., Vecchi, M.P.: Optimisation by Simulated Annealing. Science\u00a0220(4598), 671\u2013680 (1983)","journal-title":"Science"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Kuon, I., Rose, J.: Measuring the Gap Between FPGAs and ASICs. In: FPGA 2006, pp. 21\u201330 (Februray 2006)","DOI":"10.1145\/1117201.1117205"},{"key":"11_CR9","doi-asserted-by":"publisher","first-page":"699","DOI":"10.1287\/opre.14.4.699","volume":"14","author":"E.L. Lawler","year":"1966","unstructured":"Lawler, E.L., Wood, D.E.: Branch-and-bound methods: A survey. Operations Research\u00a014, 699\u2013719 (1966)","journal-title":"Operations Research"},{"key":"11_CR10","unstructured":"Lemieux, G., Lee, E., Tom, M., Yu, A.: Directional and Single-Driver Wires in FPGA Interconnect. In: ICFPT (2004)"},{"key":"11_CR11","doi-asserted-by":"crossref","unstructured":"McMurchie, L., Ebeling, C.: Pathfinder: A Negotiation-Based Performance-Driven Router for FPGAs. In: Proc. FPGA 1995 (1995)","DOI":"10.1145\/201310.201328"},{"key":"11_CR12","doi-asserted-by":"crossref","unstructured":"Parvez, H., Marrakchi, Z., Mehrez, H.: ASIF: Application Specific Inflexible FPGA. In: ICFPT 2009 (2009)","DOI":"10.1109\/FPT.2009.5377657"},{"key":"11_CR13","doi-asserted-by":"crossref","unstructured":"Pistorius, J., Hutton, M., Schleicher, J., Iotov, M., Julias, E., Tharmalignam, K.: Equivalence Verification of FPGA and Structured ASIC Implementations. In: FPL 2007, pp. 423\u2013428 (August 2007)","DOI":"10.1109\/FPL.2007.4380683"},{"key":"11_CR14","unstructured":"Sentovich, E.M., et al.: Sis: A system for sequential circuit analysis. Tech. Report No. UCB\/ERL M92\/41, University of California, Berkeley (1992)"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-12133-3_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,18]],"date-time":"2023-02-18T03:16:35Z","timestamp":1676690195000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-642-12133-3_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642121326","9783642121333"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-12133-3_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}