{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T15:28:01Z","timestamp":1743089281748,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642121326"},{"type":"electronic","value":"9783642121333"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-12133-3_13","type":"book-chapter","created":{"date-parts":[[2010,3,8]],"date-time":"2010-03-08T10:25:50Z","timestamp":1268043950000},"page":"122-133","source":"Crossref","is-referenced-by-count":1,"title":["A Dedicated Reconfigurable Architecture for Finite State Machines"],"prefix":"10.1007","author":[{"given":"Johann","family":"Glaser","sequence":"first","affiliation":[]},{"given":"Markus","family":"Damm","sequence":"additional","affiliation":[]},{"given":"Jan","family":"Haase","sequence":"additional","affiliation":[]},{"given":"Christoph","family":"Grimm","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"Hartenstein, R.: Coarse Grain Reconfigurable Architecture. In: Proceedings of the 2001 Conference on Asia South Pacific Design Automation, Yokohama, Japan, pp. 564\u2013570 (2001)","DOI":"10.1145\/370155.370535"},{"key":"13_CR2","unstructured":"Katz, R.H.: Contemporary Logic Design. The Benjamin\/Cummings Publishing Company, Inc. (1994)"},{"key":"13_CR3","volume-title":"Digital Integrated Circuits","author":"J.M. Rabaey","year":"2003","unstructured":"Rabaey, J.M., Chandrakasan, A., Nikolic, B.: Digital Integrated Circuits. Prentice Hall, Upper Saddle River (2003)"},{"key":"13_CR4","unstructured":"Bukowiec, A.: Synthesis of Finite State Machines for Programmable Devices Based on Multi-Level Implementation. PhD thesis, University of Zielona Gora, Poland (2008), http:\/\/zbc.uz.zgora.pl\/Content\/14528\/PhD-ABukowiec.pdf (retrieved 2009-11-03)"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"Liu, Z., Arslan, T., Khawam, S., Lindsay, I.: A High Performance Synthesisable UnsymmetricaI Reconfigurable Fabric For Heterogeneous Finite State Machines. In: Proceedings of the ASP-DAC, January 18-21, vol.\u00a01, pp. 639\u2013644 (2005)","DOI":"10.1109\/ASPDAC.2005.1466242"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"Milligan, G., Vanderbauwhede, W.: Implementation of Finite State Machines on a Reconfigurable Device. In: Proceedings of the second NASA\/ESA Conference on Adaptive Hardware and Systems, Edinburgh, August 5-8, pp. 386\u2013396 (2007)","DOI":"10.1109\/AHS.2007.64"},{"key":"13_CR7","unstructured":"McElvain, K.: LGSynth93 Benchmark Set: Version 4.0 (1993), http:\/\/www.cbl.ncsu.edu\/pub\/Benchmark_dirs\/LGSynth93\/"},{"issue":"8","key":"13_CR8","doi-asserted-by":"publisher","first-page":"963","DOI":"10.1109\/43.856981","volume":"19","author":"M.B. Lin","year":"2000","unstructured":"Lin, M.B.: On the design of fast large fan-in CMOS multiplexers. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a019(8), 963\u2013967 (2000)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"6","key":"13_CR9","doi-asserted-by":"publisher","first-page":"484","DOI":"10.1109\/TCSII.2007.892220","volume":"54","author":"M. Alioto","year":"2007","unstructured":"Alioto, M., Palumbo, G.: Interconnect-Aware Design of Fast Large Fan-In CMOS Multiplexers. IEEE Transactions on Circuits and Systems II: Express Briefs\u00a054(6), 484\u2013488 (2007)","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"13_CR10","unstructured":"Xilinx, Inc.: Virtex Series Configuration Architecture User Guide (XAPP151). v1.7 edn., October 20 (2004)"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-12133-3_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T01:50:13Z","timestamp":1739929813000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-642-12133-3_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642121326","9783642121333"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-12133-3_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}