{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T07:50:28Z","timestamp":1743061828054,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642121326"},{"type":"electronic","value":"9783642121333"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-12133-3_26","type":"book-chapter","created":{"date-parts":[[2010,3,8]],"date-time":"2010-03-08T10:25:50Z","timestamp":1268043950000},"page":"282-293","source":"Crossref","is-referenced-by-count":1,"title":["Hierarchical Loop Partitioning for Rapid Generation of Runtime Configurations"],"prefix":"10.1007","author":[{"given":"Siew-Kei","family":"Lam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yun","family":"Deng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xilong","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thambipillai","family":"Srikanthan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"26_CR1","unstructured":"Altera: NIOS II Processors, http:\/\/www.altera.com\/products\/ip\/processors\/nios2\/ni2-index.html"},{"key":"26_CR2","unstructured":"Xilinx Platform FPGAs, http:\/\/www.xilinx.com"},{"key":"26_CR3","unstructured":"Video\/Imaging Design Line: Analysis: Stretch\u2019s Second-Gen Configurable Processor (2007), http:\/\/www.videsignline.com\/howto\/videoprocessing\/201311209"},{"key":"26_CR4","unstructured":"Lam, S.K., Huang, F., Srikanthan, T., Wu, J.: Run-Time Management of Custom Instructions on a Partially Reconfigurable Architecture. In: IEEE International Conference on Electronic Design (2008)"},{"issue":"1","key":"26_CR5","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.sysarc.2008.06.003","volume":"55","author":"S.K. Lam","year":"2009","unstructured":"Lam, S.K., Srikanthan, T.: Rapid Design of Area-Efficient Custom Instructions for Reconfigurable Embedded Processing. Journal of Systems Architecture\u00a055(1), 1\u201314 (2009)","journal-title":"Journal of Systems Architecture"},{"issue":"12","key":"26_CR6","doi-asserted-by":"publisher","first-page":"1351","DOI":"10.1109\/TVLSI.2007.909806","volume":"15","author":"Y.C. Jiang","year":"2007","unstructured":"Jiang, Y.C., Wang, J.F.: Temporal Partitioning Data Flow Graphs for Dynamically Reconfigurable Computing. IEEE Transactions on Very Very Large Scale Systems\u00a015(12), 1351\u20131361 (2007)","journal-title":"IEEE Transactions on Very Very Large Scale Systems"},{"key":"26_CR7","doi-asserted-by":"crossref","unstructured":"Kaul, M., Vemuri, R., Govindarajan, S., Ouaiss, I.: An Automated Temporal Partitioning and Loop Fission Approach for FPGA based Reconfigurable Synthesis of DSP Applications. In: Design Automation Conference, pp. 616\u2013622 (1999)","DOI":"10.1145\/309847.310010"},{"key":"26_CR8","doi-asserted-by":"crossref","unstructured":"Li, Y., Callahan, T., Darnell, E., Harr, O., Kurkure, U., Stockwood, J.: Hardware-Software Co-Design of Embedded Reconfigurable Architectures. In: Design Automation Conference, pp. 507\u2013512 (2000)","DOI":"10.1145\/337292.337559"},{"key":"26_CR9","doi-asserted-by":"crossref","unstructured":"Mehdipour, F., Noori, H., Zamani, M.S., Murakami, K., Sedighi, M., Inoue, K.: An Integrated Temporal Partitioning and Mapping Framework for Handling Custom Instructions on a Reconfigurable Functional Unit. In: Asia-Pacific Computer Systems Architecture Conference, pp. 219\u2013230 (2006)","DOI":"10.1007\/11859802_18"},{"key":"26_CR10","doi-asserted-by":"crossref","unstructured":"Huynh, H.P., Sim, J.E., Mitra, T.: An Efficient Framework for Dynamic Reconfiguration of Instruction-Set Customization. Design Automation for Embedded Systems (2008)","DOI":"10.1145\/1289881.1289906"},{"key":"26_CR11","unstructured":"Trimaran: An Infrastructure for Research in Instruction-Level Parallelism, http:\/\/www.trimaran.org"},{"key":"26_CR12","unstructured":"Xilinx Data Sheet: Virtex 2.5V FPGA Detailed Functional Description, DS003-2, Version 2.8.1 (2002)"},{"key":"26_CR13","unstructured":"The Embedded Microprocessor Benchmark Consortium: http:\/\/eembc.org"},{"key":"26_CR14","unstructured":"Lee, C., Potkonjak, M., Mangione-Smith, W.H.: MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. In: Proceedings of the 13th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 330\u2013335 (1997)"},{"key":"26_CR15","doi-asserted-by":"crossref","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: MiBench: A Free, Commercially Representative Embedded Benchmark Suite. In: IEEE International Workshop on Workload Characterization, pp. 3\u201314 (2001)","DOI":"10.1109\/WWC.2001.990739"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-12133-3_26","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T01:50:33Z","timestamp":1739929833000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-642-12133-3_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642121326","9783642121333"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-12133-3_26","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}