{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T21:10:42Z","timestamp":1742937042209,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642121326"},{"type":"electronic","value":"9783642121333"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-12133-3_33","type":"book-chapter","created":{"date-parts":[[2010,3,8]],"date-time":"2010-03-08T10:25:50Z","timestamp":1268043950000},"page":"351-357","source":"Crossref","is-referenced-by-count":12,"title":["Systolic Algorithm Mapping for Coarse Grained Reconfigurable Array Architectures"],"prefix":"10.1007","author":[{"given":"Kunjan","family":"Patel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C. J.","family":"Bleakley","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"33_CR1","doi-asserted-by":"publisher","first-page":"564","DOI":"10.1145\/370155.370535","volume-title":"Proceedings of the 2001 conference on Asia South Pacific design automation","author":"R. Hartenstein","year":"2001","unstructured":"Hartenstein, R.: Coarse grain reconfigurable architecture (embedded tutorial). In: Proceedings of the 2001 conference on Asia South Pacific design automation, pp. 564\u2013570. ACM, New York (2001)"},{"key":"33_CR2","doi-asserted-by":"crossref","unstructured":"Heysters, P., Smit, G.: Mapping of DSP algorithms on the MONTIUM architecture. In: Proceedings of International Parallel and Distributed Processing Symposium, 6 p. (April 2003)","DOI":"10.1109\/IPDPS.2003.1213333"},{"issue":"9","key":"33_CR3","doi-asserted-by":"publisher","first-page":"1235","DOI":"10.1109\/PROC.1987.13876","volume":"75","author":"E. Lee","year":"1987","unstructured":"Lee, E., Messerschmitt, D.: Synchronous Data Flow. Proceedings of the IEEE\u00a075(9), 1235\u20131245 (1987)","journal-title":"Proceedings of the IEEE"},{"key":"33_CR4","doi-asserted-by":"crossref","unstructured":"Bilsen, G., Engels, M., Lauwereins, R., Peperstraete, J.: Cyclo-Static Data Flow. In: International Conference on Acoustics, Speech, and Signal Processing, ICASSP 1995, vol.\u00a05, pp. 3255\u20133258 (May 1995)","DOI":"10.1109\/ICASSP.1995.479579"},{"key":"33_CR5","doi-asserted-by":"crossref","unstructured":"Parks, T., Pino, J., Lee, E.: A Comparison of Synchronous and Cyclo-Static Dataflow. In: 1995 Conference Record of the Twenty-Ninth Asilomar Conference on Signals, Systems and Computers, October 1- November 1995, vol.\u00a01, pp. 204\u2013210 (1995)","DOI":"10.1109\/ACSSC.1995.540541"},{"key":"33_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"561","DOI":"10.1007\/11556930_57","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"M. Casas-Sanchez","year":"2005","unstructured":"Casas-Sanchez, M., Rizo-Morente, J., Bleakley, C.: Power Consumption Characterisation of the Texas Instruments TMS320VC5510DSP. In: Paliouras, V., Vounckx, J., Verkest, D. (eds.) PATMOS 2005. LNCS, vol.\u00a03728, pp. 561\u2013570. Springer, Heidelberg (2005)"},{"key":"33_CR7","doi-asserted-by":"crossref","unstructured":"Namballa, R., Ranganathan, N., Ejnioui, A.: Control and Data Flow Graph Extraction for High-Level Synthesis. In: IEEE Computer Society Annual Symposium on VLSI, p. 187 (2004)","DOI":"10.1109\/ISVLSI.2004.1339528"},{"key":"33_CR8","unstructured":"Patel, K., Bleakley, C.J.: Rapid Functional Modelling and Architecture Exploration of Coarse Grained Reconfigurable Array Architectures (2009) (Submitted, under review)"},{"key":"33_CR9","unstructured":"Smith, S.: Digital signal processing: a practical guide for engineers and scientists. Newnes (2003)"},{"issue":"8","key":"33_CR10","doi-asserted-by":"publisher","first-page":"702","DOI":"10.1109\/TCSII.2006.875379","volume":"53","author":"P. Meher","year":"2006","unstructured":"Meher, P.: Efficient Systolic Implementation of DFT Using a Low-Complexity Convolution-Like Formulation. IEEE Transactions on Circuits and Systems II: Express Briefs\u00a053(8), 702\u2013706 (2006)","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-12133-3_33","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T01:50:21Z","timestamp":1739929821000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-642-12133-3_33"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642121326","9783642121333"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-12133-3_33","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}