{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,12]],"date-time":"2025-04-12T20:40:50Z","timestamp":1744490450397,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642121326"},{"type":"electronic","value":"9783642121333"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-12133-3_36","type":"book-chapter","created":{"date-parts":[[2010,3,8]],"date-time":"2010-03-08T10:25:50Z","timestamp":1268043950000},"page":"372-381","source":"Crossref","is-referenced-by-count":14,"title":["A Performance Evaluation of CUBE: One-Dimensional 512 FPGA Cluster"],"prefix":"10.1007","author":[{"given":"Masato","family":"Yoshimi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuri","family":"Nishikawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mitsunori","family":"Miki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomoyuki","family":"Hiroyasu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oskar","family":"Mencer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"36_CR1","doi-asserted-by":"publisher","first-page":"316","DOI":"10.1145\/140901.141896","volume-title":"SPAA 1992: Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures","author":"J.M. Arnold","year":"1992","unstructured":"Arnold, J.M., Buell, D.A., Davis, E.G.: Splash 2. In: SPAA 1992: Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures, pp. 316\u2013322. ACM, New York (1992)"},{"key":"36_CR2","doi-asserted-by":"publisher","first-page":"943","DOI":"10.1093\/pasj\/52.5.943","volume":"52","author":"T. Hamada","year":"2000","unstructured":"Hamada, T., Fukushige, T., Kawai, A., Makino, J.: PROGRAPE-1: A Programmable, Multi-Purpose Computer for Many-Body Simulations. Publications of the Astronomical Society of Japan\u00a052, 943\u2013954 (2000)","journal-title":"Publications of the Astronomical Society of Japan"},{"issue":"2","key":"36_CR3","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1109\/MDT.2005.30","volume":"22","author":"C. Chang","year":"2005","unstructured":"Chang, C., Wawrzynek, J., Brodersen, R.: BEE2: A High-End Reconfigurable Computing System. IEEE Design & Test of Computers\u00a022(2), 114\u2013125 (2005)","journal-title":"IEEE Design & Test of Computers"},{"key":"36_CR4","unstructured":"Burke, D., Wawrzynek, J., Asanovic, K., Krasnov, A., Schultz, A., Gibeling, G., Droz, P.: RAMP Blue: Implementation of a Multicore 1008 Processor FPGA System. In: Proceedings of the Fource Annual Reconfigurable Systems Summer Institute (RSSI 2008) (July 2008)"},{"key":"36_CR5","doi-asserted-by":"crossref","unstructured":"Mencer, O., Tsoi, K.H., Craimer, S., Todman, T., Luk, W., Wong, M.Y., Leong, P.H.W.: CUBE: A 512-FPGA CLUSTER. In: Proc. IEEE Southern Programmable Logic Conference (SPL 2009) (April 2009)","DOI":"10.1109\/SPL.2009.4914907"},{"key":"36_CR6","unstructured":"SONY. BCU-100 Computing Unit with Cell\/B.E. and RSX, \n                      http:\/\/pro.sony.com\/bbsccms\/ext\/ZEGO\/files\/BCU-100_Whitepaper.pdf"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-12133-3_36","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,18]],"date-time":"2023-02-18T03:17:03Z","timestamp":1676690223000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-642-12133-3_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642121326","9783642121333"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-12133-3_36","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}