{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:26:17Z","timestamp":1742912777171,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642121326"},{"type":"electronic","value":"9783642121333"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-12133-3_4","type":"book-chapter","created":{"date-parts":[[2010,3,8]],"date-time":"2010-03-08T10:25:50Z","timestamp":1268043950000},"page":"4-16","source":"Crossref","is-referenced-by-count":2,"title":["Generic Systolic Array for Run-Time Scalable Cores"],"prefix":"10.1007","author":[{"given":"Andr\u00e9s","family":"Otero","sequence":"first","affiliation":[]},{"given":"Yana E.","family":"Krasteva","sequence":"additional","affiliation":[]},{"given":"Eduardo","family":"de la Torre","sequence":"additional","affiliation":[]},{"given":"Teresa","family":"Riesgo","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Zhang, X., Rabah, H., Weber, S.: Auto-adaptive reconfigurable architecture for scalable multimedia applications. In: Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems, pp. 139\u2013145 (2007)","DOI":"10.1109\/AHS.2007.34"},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"Syed, S.B., Bayoumi, M.A.: A scalable architecture for discrete wavelet transform. In: Proceedings of the Conference on Computer Architectures for Machine Perception, CAMP 1995, September 18-20, pp. 44\u201350 (1995)","DOI":"10.1109\/CAMP.1995.521018"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Huang, J., Lee, J., Ge, Y.: An array-based scalable architecture for DCT computations in video coding. In: Proceedings of the International Conference on Neural Networks and Signal Processing, June 7-11, pp. 451\u2013455 (2008)","DOI":"10.1109\/ICNNSP.2008.4590391"},{"issue":"7","key":"4_CR4","doi-asserted-by":"publisher","first-page":"3009","DOI":"10.1109\/TSP.2007.914926","volume":"56","author":"P.K. Meher","year":"2008","unstructured":"Meher, P.K., Chandrasekaran, S., Amira, A.: FPGA Realization of FIR Filters by Efficient and Flexible Systolization Using Distributed Arithmetic. IEEE Transactions on Signal Processing\u00a056(7), 3009\u20133017 (2008)","journal-title":"IEEE Transactions on Signal Processing"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Hwang, Y.-T., Chen, Y.-J., Chen, W.-D.: Scalable FFT kernel designs for MIMO OFDM based communication systems. In: TENCON 2007 - 2007 IEEE Region 10 Conference, October 30 -November 2, pp. 1\u20134 (2007)","DOI":"10.1109\/TENCON.2007.4429110"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Krishnaiah, G., Engin, N., Sawitzki, S.: Scalable Reconfigurable Channel Decoder Architecture for Future Wireless Handsets. In: Design, Automation & Test in Europe Conference & Exhibition, DATE 2007, April 16-20, pp. 1\u20136 (2007)","DOI":"10.1109\/DATE.2007.364524"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Saldana, G., Arias-Estrada, M.: FPGA-based customizable systolic architecture for image processing applications. In: Proceedings of the International Conference on Reconfigurable Computing and FPGAs, ReConFig 2005, p. 3\u20138 (2005)","DOI":"10.1109\/RECONFIG.2005.20"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Huang, J., Lee, J.: A Self-Reconfigurable Platform for Scalable DCT Computation Using Compressed Partial Bitstreams and BlockRAM Prefetching. In: Proceedings of the IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2009, pp. 67\u201372 (May 2009)","DOI":"10.1109\/ISVLSI.2009.29"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Mehendale, M., Sherlekar, S.D., Venkatesh, G.: Area-delay tradeoff in distributed arithmetic based implementation of FIR filters. In: Proceedings of the Tenth International Conference on VLSI Design, January 1997, pp. 124\u2013129 (1997)","DOI":"10.1109\/ICVD.1997.568063"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Danne, K.: Distributed arithmetic FPGA design with online scalable size and performance. In: Proceedings of the 17th Symposium on Integrated Circuits and Systems Design, SBCCI 2004, pp. 135\u2013140 (September 2004)","DOI":"10.1145\/1016568.1016608"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"Selepis, I.N., Bekakos, M.P.: VHDL Code Automatic Generator for Systolic Arrays. In: Information and Communication Technologies, ICTTA 2006, vol.\u00a02, pp. 2330\u20132334 (2006)","DOI":"10.1109\/ICTTA.2006.1684770"},{"key":"4_CR12","unstructured":"Junchao, Z., Weiliang, C., Shaojun, W.: Parameterized IP core design. In: Proceedings of the 4th International Conference on ASIC, pp. 744\u2013747 (2001)"},{"key":"4_CR13","unstructured":"Oh, Y.-J., Lee, H., Lee, C.-H.: A reconfigurable FIR filter design using dynamic partial reconfiguration. In: Proceedings of the IEEE International Symposium on Circuits and Systems, ISCAS 2006, 4 pages, p. 4854 (2006)"},{"key":"4_CR14","doi-asserted-by":"crossref","unstructured":"Huang, J., Parris, M., Lee, J., DeMara, R.F.: Scalable FPGA Architecture for DCT Computation using Dynamic Partial Reconfiguration. In: Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA), Las Vegas, USA (July 2008)","DOI":"10.1145\/1596532.1596541"},{"key":"4_CR15","doi-asserted-by":"crossref","unstructured":"Gause, J., Cheung, P.Y.K., Luk, W.: Reconfigurable shape-adaptive template matching architectures. In: Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 98\u2013107 (2002)","DOI":"10.1109\/FPGA.2002.1106665"},{"key":"4_CR16","unstructured":"Xilinx Corp., XAPP 290: Two flows for Partial Reconfiguration: Module Based or Difference Based (September 2004), http:\/\/www.xilinx.com"},{"key":"4_CR17","unstructured":"Xilinx Inc., Early Access Partial Reconfiguration User Guide. Xilinx Inc., San Jose (2006)"},{"key":"4_CR18","doi-asserted-by":"crossref","unstructured":"Ko, C.K., Wing, O.: Mapping strategy for automatic design of systolic arrays. In: Proceedings of the International Conference on Systolic Arrays, May 25-27, pp. 285\u2013294 (1988)","DOI":"10.1109\/ARRAYS.1988.18069"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-12133-3_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T01:50:45Z","timestamp":1739929845000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-642-12133-3_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642121326","9783642121333"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-12133-3_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}