{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T14:47:26Z","timestamp":1743086846995,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642121326"},{"type":"electronic","value":"9783642121333"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-12133-3_44","type":"book-chapter","created":{"date-parts":[[2010,3,8]],"date-time":"2010-03-08T10:25:50Z","timestamp":1268043950000},"page":"426-434","source":"Crossref","is-referenced-by-count":0,"title":["Towards a Tighter Integration of Generated and Custom-Made Hardware"],"prefix":"10.1007","author":[{"given":"Harald","family":"Devos","sequence":"first","affiliation":[]},{"given":"Wim","family":"Meeus","sequence":"additional","affiliation":[]},{"given":"Dirk","family":"Stroobandt","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"44_CR1","unstructured":"Altera. Floating-Point Megafunctions User Guide, 1.0 edn. (March 2009)"},{"key":"44_CR2","doi-asserted-by":"crossref","unstructured":"Balarin, F., Passerone, R.: Functional verification methodology based on formal interface specification and transactor generation. In: Design, Automation and Test in Europe (DATE), pp. 1013\u20131018 (2006)","DOI":"10.1109\/DATE.2006.243899"},{"key":"44_CR3","doi-asserted-by":"crossref","unstructured":"Bastoul, C.: Code generation in the polyhedral model is easier than you think. In: PACT 2004: Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, Juan-les-Pins, September 2004, pp. 7\u201316 (2004)","DOI":"10.1109\/PACT.2004.1342537"},{"key":"44_CR4","unstructured":"Bowyer, B.D., Gutberlet, P.P., Waters, S.J.: Interactive interface resource allocation in a behavioral synthesis tool, US Patent 0077906 (March 2008)"},{"volume-title":"High-Level Synthesis: From Algorithm to Digital Circuit","year":"2008","key":"44_CR5","unstructured":"Coussy, P., Morawiec, A. (eds.): High-Level Synthesis: From Algorithm to Digital Circuit. Springer, Heidelberg (2008)"},{"key":"44_CR6","unstructured":"Devos, H., Meeus, W., Stroobandt, D.: CLooGVHDL and JCCI. DATE University Booth (CD\u2013ROM), Nice, France, April 2009, pp. 1\u20132 (2009)"},{"key":"44_CR7","unstructured":"Devos, H., Van Campenhout, J., Verbauwhede, I., Stroobandt, D.: Constructing application-specific memory hierarchies on FPGAs. Transactions on High-Performance Embedded Architectures and Compilers\u00a03(3) (2008) (to appear in LNCS)"},{"key":"44_CR8","unstructured":"Green, B.: Edge detection tutorial (2002), http:\/\/www.pages.drexel.edu\/~weg22\/edge.html (last accessed 2009.02.24)"},{"key":"44_CR9","volume-title":"SPARK, A Parallelizing Approach to the High-Level Synthesis of Digital Circuits","author":"S. Gupta","year":"2004","unstructured":"Gupta, S., Gupta, R., Dutt, N., Nicolau, A.: SPARK, A Parallelizing Approach to the High-Level Synthesis of Digital Circuits. Kluwer Academic Publishers, Dordrecht (2004)"},{"key":"44_CR10","unstructured":"Impulse\u00a0Accelerated\u00a0Technologies. Impulse C, http:\/\/www.impulsec.com\/ (last accessed 01.2009)"},{"key":"44_CR11","first-page":"101","volume-title":"Proceedings of the 32nd Design Automation Conference (DAC)","author":"T. Ly","year":"1995","unstructured":"Ly, T., Knapp, D., Miller, R., MacMillen, D.: Scheduling using behavioral templates. In: Proceedings of the 32nd Design Automation Conference (DAC), pp. 101\u2013106. ACM, New York (1995)"},{"key":"44_CR12","unstructured":"Moore, C., Devos, H., Stroobandt, D.: Optimizing on-chip memory systems for FPGAs. In: International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA (2009)"},{"issue":"4","key":"44_CR13","doi-asserted-by":"publisher","first-page":"466","DOI":"10.1109\/TVLSI.2007.915390","volume":"16","author":"D. Shin","year":"2008","unstructured":"Shin, D., Gerstlauer, A., D\u00f6mer, R., Gajski, D.D.: An interactive design environment for C-based high-level synthesis of RTL processors. IEEE Trans. on VLSI Systems\u00a016(4), 466\u2013475 (2008)","journal-title":"IEEE Trans. on VLSI Systems"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-12133-3_44","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T01:50:23Z","timestamp":1739929823000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-642-12133-3_44"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642121326","9783642121333"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-12133-3_44","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}