{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:05:25Z","timestamp":1747868725929,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642121326"},{"type":"electronic","value":"9783642121333"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-12133-3_8","type":"book-chapter","created":{"date-parts":[[2010,3,8]],"date-time":"2010-03-08T10:25:50Z","timestamp":1268043950000},"page":"55-67","source":"Crossref","is-referenced-by-count":31,"title":["Towards Rapid Dynamic Partial Reconfiguration in Video-Based Driver Assistance Systems"],"prefix":"10.1007","author":[{"given":"Christopher","family":"Claus","sequence":"first","affiliation":[]},{"given":"Rehan","family":"Ahmed","sequence":"additional","affiliation":[]},{"given":"Florian","family":"Altenried","sequence":"additional","affiliation":[]},{"given":"Walter","family":"Stechele","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"Claus, C., Huitl, R., Rausch, J., Stechele, W.: Optimizing the SUSAN corner detection algorithm for a high speed FPGA implementation. In: Proceedings of FPL 2009, Prague, Czech Republic (2009)","DOI":"10.1109\/FPL.2009.5272524"},{"issue":"3","key":"8_CR2","first-page":"181","volume":"49","author":"C. Claus","year":"2007","unstructured":"Claus, C., Stechele, W., Herkersdorf, A.: AutoVision - a run-time reconfigurable MPSoC architecture for future driver assistance systems. It-Journal\u00a049(3), 181\u2013187 (2007)","journal-title":"It-Journal"},{"key":"8_CR3","unstructured":"http:\/\/www.mobileye-vision.com"},{"issue":"5","key":"8_CR4","doi-asserted-by":"publisher","first-page":"694","DOI":"10.1109\/TPAMI.2006.104","volume":"28","author":"Z. Sun","year":"2006","unstructured":"Sun, Z., Bebis, G., Miller, R.: On-road vehicle detection: a review. IEEE Transactions on Pattern Analysis and Machine Intelligence\u00a028(5), 694\u2013711 (2006)","journal-title":"IEEE Transactions on Pattern Analysis and Machine Intelligence"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Manet, P., Maufroid, D., Tosi, L., Gailliard, G., Mulertt, O., Ciano, M.D., Legat, J.-D., Aulagnier, D., Gamrat, C., Liberati, R., Barba, V.L., Cuvelier, P., Rousseau, B., Gelineau, P.: An Evaluation of Dynamic Partial Reconfiguration for Signal and Image Processing in Professional Electronics Applications. EURASIP Journal on Embedded Systems\u00a02008 (November 2008)","DOI":"10.1155\/2008\/367860"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Shelburne, M., Patterson, C., Athanas, P., Jones, M., Martin, B., Fong, R.: Metawire: Using FPGA configuration circuitry to emulate a Network-on-Chip. In: Proceedings of FPL 2008, Heidelberg, Germany, pp. 257\u2013262 (2008)","DOI":"10.1109\/FPL.2008.4629941"},{"key":"8_CR7","series-title":"LNCS","first-page":"72","volume-title":"ARC 2010","author":"P. Bomel","year":"2010","unstructured":"Bomel, P., Crenne, J., Ye, L., Diguet, J.-P., Gogniat, G.: Ultra-Fast Downloading of Partial Bitstreams through Ethernet. In: Sirisuk, P., et al. (eds.) ARC 2010. LNCS, vol.\u00a05992, pp. 72\u201383. Springer, Heidelberg (2010)"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Liu, M., Kuehn, W., Lu, Z., Jantsch, A.: Run-time Partial Reconfiguration Speed Investigation and Architectural Design Space Exploration. In: Proceedings of FPL 2009, Prague, Czech Republic (2009)","DOI":"10.1109\/FPL.2009.5272463"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Claus, C., Laika, A., Jia, L., Stechele, W.: High performance FPGA based optical flow calculation using the census transformation. In: Proceedings of IV 2009, Xi\u2019an, China (2009)","DOI":"10.1109\/IVS.2009.5164450"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Claus, C., Zhang, B., Stechele, W., Braun, L., H\u00fcbner, M., Becker, J.: A multi-platform controller allowing for maximum Dynamic Partial Reconfiguration throughput. In: Proceedings of FPL 2008, Heidelberg, Germany, pp. 535\u2013538 (2008)","DOI":"10.1109\/FPL.2008.4630002"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"H\u00fcbner, M., Braun, L., Becker, J., Claus, C., Stechele, W.: Physical Configuration On-Line Visualization of Xilinx Virtex-II FPGAs. In: Proceedings of ISVLSI 2007, Porto Alegre, Brazil, pp. 41\u201346 (2007)","DOI":"10.1109\/ISVLSI.2007.83"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-12133-3_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,27]],"date-time":"2023-01-27T10:49:45Z","timestamp":1674816585000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-642-12133-3_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642121326","9783642121333"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-12133-3_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}