{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T05:21:15Z","timestamp":1740028875151,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":63,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642122668"},{"type":"electronic","value":"9783642122675"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-12267-5_1","type":"book-chapter","created":{"date-parts":[[2010,4,8]],"date-time":"2010-04-08T09:33:12Z","timestamp":1270719192000},"page":"1-21","source":"Crossref","is-referenced-by-count":1,"title":["Physical Design Issues in 3-D Integrated Technologies"],"prefix":"10.1007","author":[{"given":"Vasilis F.","family":"Pavlidis","sequence":"first","affiliation":[]},{"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"1_CR1","unstructured":"International Technology Roadmap for Semiconductors (ITRS), Semiconductor Industry Association (2007)"},{"key":"1_CR2","volume-title":"Three Dimensional Integrated Circuit Design","author":"V.F. Pavlidis","year":"2009","unstructured":"Pavlidis, V.F., Friedman, E.G.: Three Dimensional Integrated Circuit Design. Morgan Kaufmann Publishers, San Francisco (2009)"},{"issue":"6","key":"1_CR3","doi-asserted-by":"publisher","first-page":"922","DOI":"10.1109\/92.974905","volume":"9","author":"J.W. Joyner","year":"2001","unstructured":"Joyner, J.W., et al.: Impact of Three-Dimensional Architectures on Interconnects in Gigascale Integration. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a09(6), 922\u2013928 (2001)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"6","key":"1_CR4","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1109\/92.902261","volume":"8","author":"A. Rahman","year":"2000","unstructured":"Rahman, A., Reif, R.: System Level Performance Evaluation of Three-Dimensional Integrated Circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a08(6), 671\u2013678 (2000)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"1","key":"1_CR5","first-page":"99","volume":"10","author":"D. Stroobandt","year":"2000","unstructured":"Stroobandt, D., Van Campenhout, J.: Accurate Interconnection Lengths in Three-Dimensional Computer Systems. IEICE Transactions on Information and System, Special Issue on Physical Design in Deep Submicron\u00a010(1), 99\u2013105 (2000)","journal-title":"IEICE Transactions on Information and System, Special Issue on Physical Design in Deep Submicron"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Joyner, J.W., Meindl, J.D.: Opportunities for Reduced Power Distribution Using Three-Dimensional Integration. In: Proceedings of the IEEE International Interconnect Technology Conference, June 2002, pp. 148\u2013150 (2002)","DOI":"10.1109\/IITC.2002.1014915"},{"issue":"5","key":"1_CR7","doi-asserted-by":"publisher","first-page":"602","DOI":"10.1109\/5.929647","volume":"89","author":"K. Banerjee","year":"2001","unstructured":"Banerjee, K., Souri, S.K., Kapour, P., Saraswat, K.C.: 3-D ICs: A Novel Chip Design Paradigm for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration. Proceedings of the IEEE\u00a089(5), 602\u2013633 (2001)","journal-title":"Proceedings of the IEEE"},{"issue":"4","key":"1_CR8","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1109\/40.710867","volume":"18","author":"M. Koyanagi","year":"1998","unstructured":"Koyanagi, M., et al.: Future System-on-Silicon LSI Chips. IEEE Micro\u00a018(4), 17\u201322 (1998)","journal-title":"IEEE Micro"},{"issue":"1","key":"1_CR9","first-page":"123","volume":"97","author":"V.F. Pavlidis","year":"2009","unstructured":"Pavlidis, V.F., Friedman, E.G.: Interconnect-Based Design Methodologies for Three-Dimensional Integrated Circuits. Proceedings of the IEEE, Special Issue on 3-D Integration Technology\u00a097(1), 123\u2013140 (2009)","journal-title":"Proceedings of the IEEE, Special Issue on 3-D Integration Technology"},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"Bernstein, K., et al.: Interconnects in the Third Dimension: Design Challenges for 3-D ICs. In: Proceedings of the IEEE\/ACM Design Automation Conference, June 2007, pp. 562\u2013567 (2007)","DOI":"10.1145\/1278480.1278623"},{"issue":"6","key":"1_CR11","doi-asserted-by":"publisher","first-page":"1214","DOI":"10.1109\/JPROC.2006.873612","volume":"94","author":"R.S. Patti","year":"2006","unstructured":"Patti, R.S.: Three-Dimensional Integrated Circuits and the Future of System-on-Chip Designs. Proceedings of the IEEE\u00a094(6), 1214\u20131224 (2006)","journal-title":"Proceedings of the IEEE"},{"key":"1_CR12","doi-asserted-by":"crossref","unstructured":"Lewis, D.L., Lee, H.-H.S.: A Scan-Island Based Design Enabling Pre-Bond Testability in Die-Stacked Microprocessors. In: Proceedings of the IEEE International Test Conference, October 2007, pp. 1\u20138 (2007)","DOI":"10.1109\/TEST.2007.4437621"},{"key":"1_CR13","doi-asserted-by":"crossref","unstructured":"Cong, J., Wei, J., Zhang, Y.: A Thermal-Driven Floorplanning Algorithm for 3-D ICs. In: Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, November 2004, pp. 306\u2013313 (2004)","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"1_CR14","doi-asserted-by":"crossref","unstructured":"Henry, D., et al.: Low Electrical Resistance Silicon Through Vias: Technology and Characterization. In: Proceedings of the IEEE International Electronic Components and Technology Conference, June 2006, pp. 1360\u20131365 (2006)","DOI":"10.1109\/ECTC.2006.1645834"},{"key":"1_CR15","unstructured":"Garrou, P.: Future ICs Go Vertical. Semiconductor International (February 2005)"},{"key":"1_CR16","doi-asserted-by":"crossref","unstructured":"Karnezos, M.: 3-D Packaging: Where All Technologies Come Together. In: Proceedings of IEEE\/SEMI International Electronics Manufacturing Technology Symposium, July 2004, pp. 64\u201367 (2004)","DOI":"10.1109\/IEMT.2004.1321633"},{"key":"1_CR17","doi-asserted-by":"crossref","unstructured":"Miettinen, J., Mantysalo, M., Kaija, K., Ristolainen, E.O.: System Design Issues for 3D System-in-Package (SiP). In: Proceedings of the IEEE International Electronic Components and Technology Conference, June 2004, pp. 610\u2013615 (2004)","DOI":"10.1109\/ECTC.2004.1319401"},{"key":"1_CR18","doi-asserted-by":"crossref","unstructured":"Beyne, E.: The Rise of the 3rd Dimension for System Integration. In: Proceedings of the IEEE International Interconnect Technology Conference, June 2006, pp. 1\u20135 (2006)","DOI":"10.1109\/IITC.2006.1648629"},{"key":"1_CR19","doi-asserted-by":"crossref","unstructured":"Pavlidis, V.F., Friedman, E.G.: Interconnect Delay Minimization through Interlayer Via Placement in 3-D ICs. In: Proceedings of the ACM Great Lakes Symposium on VLSI, April 2005, pp. 20\u201325 (2005)","DOI":"10.1145\/1057661.1057669"},{"key":"1_CR20","unstructured":"FDSOI Design Guide, MIT Lincoln Laboratories, Cambridge (2006)"},{"issue":"10","key":"1_CR21","doi-asserted-by":"publisher","first-page":"2507","DOI":"10.1109\/TED.2006.882043","volume":"53","author":"J.A. Burns","year":"2006","unstructured":"Burns, J.A., et al.: A Wafer-Scale 3-D Circuit Integration Technology. IEEE Transactions on Electron Devices\u00a053(10), 2507\u20132515 (2006)","journal-title":"IEEE Transactions on Electron Devices"},{"key":"1_CR22","doi-asserted-by":"crossref","unstructured":"Bower, C.A., et al.: High Density Vertical Interconnect for 3-D Integration of Silicon Integrated Circuits. In: Proceedings of the IEEE International Electronic Components and Technology Conference, June 2006, pp. 399\u2013403 (2006)","DOI":"10.1109\/ECTC.2006.1645677"},{"key":"1_CR23","doi-asserted-by":"crossref","unstructured":"Jang, D.M., et al.: Development and Evaluation of 3-D SiP with Vertically Interconnected Through Silicon Vias (TSV). In: Proceedings of the IEEE International Electronic Components and Technology Conference, June 2007, pp. 847\u2013850 (2007)","DOI":"10.1109\/ECTC.2007.373897"},{"key":"1_CR24","doi-asserted-by":"crossref","unstructured":"Savidis, I., Friedman, E.G.: Electrical Modeling and Characterization of 3-D Vias. In: Proceedings of the IEEE International Symposium on Circuits and Systems, May 2008, pp. 784\u2013787 (2008)","DOI":"10.1109\/ISCAS.2008.4541535"},{"key":"1_CR25","doi-asserted-by":"crossref","unstructured":"Otten, R.H.J.M.: Automatic Floorplan Design. In: Proceedings of the IEEE\/ACM Design Automation Conference, June 1982, pp. 261\u2013267 (1982)","DOI":"10.1109\/DAC.1982.1585510"},{"issue":"4","key":"1_CR26","doi-asserted-by":"publisher","first-page":"457","DOI":"10.1109\/TCAD.2003.809651","volume":"22","author":"E.F.Y. Yong","year":"2003","unstructured":"Yong, E.F.Y., Chu, C.C.N., Zion, C.S.: Twin Binary Sequences: A Non-Redundant Representation for General Non-Slicing Floorplan. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a022(4), 457\u2013469 (2003)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1_CR27","doi-asserted-by":"crossref","unstructured":"Cheng, L., Deng, L., Wong, D.F.: Floorplanning for 3-D VLSI Design. In: Proceedings of the IEEE International Asia and South Pacific Design Automation Conference, January 2005, pp. 405\u2013411 (2005)","DOI":"10.1145\/1120725.1120899"},{"issue":"12","key":"1_CR28","doi-asserted-by":"publisher","first-page":"2637","DOI":"10.1109\/TCSI.2006.883857","volume":"53","author":"Z. Li","year":"2006","unstructured":"Li, Z., et al.: Hierarchical 3-D Floorplanning Algorithm for Wirelength Optimization. IEEE Transactions on Circuits and Systems I: Regular Papers\u00a053(12), 2637\u20132646 (2006)","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"1_CR29","doi-asserted-by":"crossref","unstructured":"Deng, Y., Maly, W.P.: Interconnect Characteristics of 2.5-D System Integration Scheme. In: Proceedings of the IEEE International Symposium on Physical Design, April 2001, pp. 341\u2013345 (2001)","DOI":"10.1145\/369691.369763"},{"issue":"4","key":"1_CR30","doi-asserted-by":"publisher","first-page":"645","DOI":"10.1109\/TCAD.2006.885831","volume":"26","author":"Z. Li","year":"2007","unstructured":"Li, Z., et al.: Efficient Thermal Via Planning Approach and its Application in 3-D Floorplanning. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a026(4), 645\u2013658 (2007)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1_CR31","doi-asserted-by":"crossref","unstructured":"Yan, T., Dong, Q., Takashima, Y., Kajitani, Y.: How Does Partitioning Matter for 3D Floorplanning. In: Proceedings of the ACM International Great Lakes Symposium on VLSI, April\/May 2006, pp. 73\u201376 (2006)","DOI":"10.1145\/1127908.1127928"},{"key":"1_CR32","unstructured":"http:\/\/www.cse.ucsc.edu\/research\/surf\/GSRC\/progress.html"},{"issue":"1","key":"1_CR33","doi-asserted-by":"publisher","first-page":"38","DOI":"10.1109\/TCAD.2006.883925","volume":"26","author":"M. Healy","year":"2007","unstructured":"Healy, M., et al.: Multiobjective Microarchitectural Floorplanning for 2-D and 3-D ICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a026(1), 38\u201352 (2007)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1_CR34","unstructured":"Lo, W.-C., et al.: An Innovative Chip-to-Wafer and Wafer-to-Wafer Stacking. In: Proceedings of the IEEE International Electronic Components and Technology Conference, June 2006, pp. 409\u2013414 (2006)"},{"issue":"4","key":"1_CR35","doi-asserted-by":"publisher","first-page":"692","DOI":"10.1109\/TCAD.2006.870069","volume":"25","author":"B. Goplen","year":"2006","unstructured":"Goplen, B., Sapatnekar, S.: Placement of Thermal Vias in 3-D ICs Using Various Thermal Objectives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a025(4), 692\u2013709 (2006)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"3","key":"1_CR36","doi-asserted-by":"publisher","first-page":"298","DOI":"10.1145\/785411.785413","volume":"8","author":"S.T. Obenaus","year":"2003","unstructured":"Obenaus, S.T., Szymanski, T.H.: Gravity: Fast Placement for 3-D VLSI. ACM Transactions on Design Automation of Electronic Systems\u00a08(3), 298\u2013315 (2003)","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"1_CR37","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9780511666384","volume-title":"Three-Dimensional Integrated Circuit Layout","author":"A. Harter","year":"1991","unstructured":"Harter, A.: Three-Dimensional Integrated Circuit Layout. Cambridge University Press, Cambridge (1991)"},{"key":"1_CR38","doi-asserted-by":"crossref","unstructured":"Kaya, I., Olbrich, M., Barke, E.: 3-D Placement Considering Vertical Interconnects. In: Proceedings of the IEEE International SOC Conference, September 2003, pp. 257\u2013258 (2003)","DOI":"10.1109\/SOC.2003.1241509"},{"key":"1_CR39","doi-asserted-by":"crossref","unstructured":"Davis, W.R., et al.: Demystifying 3D ICs: the Pros and Cons of Going Vertical. IEEE Design and Test of Computers\u00a022(6) (November\/December 2005)","DOI":"10.1109\/MDT.2005.136"},{"key":"1_CR40","doi-asserted-by":"crossref","unstructured":"Eisenmann, H., Johannnes, F.M.: Generic Global Placement and Floorplanning. In: Proceedings of the IEEE\/ACM Design Automation Conference, June 1998, pp. 269\u2013274 (1998)","DOI":"10.1145\/277044.277119"},{"key":"1_CR41","doi-asserted-by":"crossref","unstructured":"Goplen, B., Sapatnekar, S.: Efficient Thermal Placement of Standard Cells in 3-D ICs using a Force Directed Approach. In: Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, November 2003, pp. 86\u201389 (2003)","DOI":"10.1109\/ICCAD.2003.1257591"},{"key":"1_CR42","unstructured":"http:\/\/er.cs.ucla.edu\/benchmarks\/ibm-place"},{"key":"1_CR43","unstructured":"http:\/\/www.cbl.ncsu.edu\/pub\/Benchmark_dirs\/LayoutSynth92"},{"key":"1_CR44","doi-asserted-by":"crossref","unstructured":"Enbody, R.J., Lynn, G., Tan, K.H.: Routing the 3-D Chip. In: Proceedings of the IEEE\/ACM Design Automation Conference, June 1991, pp. 132\u2013137 (1991)","DOI":"10.1145\/127601.127644"},{"issue":"1","key":"1_CR45","doi-asserted-by":"publisher","first-page":"106","DOI":"10.1109\/12.368006","volume":"44","author":"C.C. Tong","year":"1995","unstructured":"Tong, C.C., Wu, C.-L.: Routing in a Three-Dimensional Chip. IEEE Transactions on Computers\u00a044(1), 106\u2013117 (1995)","journal-title":"IEEE Transactions on Computers"},{"issue":"10","key":"1_CR46","doi-asserted-by":"publisher","first-page":"2248","DOI":"10.1109\/TCAD.2005.860952","volume":"25","author":"J. Minz","year":"2006","unstructured":"Minz, J., Lim, S.K.: Block-Level 3-D Global Routing With an Application to 3-D Packaging. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a025(10), 2248\u20132257 (2006)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1_CR47","series-title":"Layout Design and Verification","volume-title":"Advances in CAD for VLSI","year":"1986","unstructured":"Ohtsuki, T. (ed.): Advances in CAD for VLSI. Layout Design and Verification, vol.\u00a04. Elsevier, Amsterdam (1986)"},{"key":"1_CR48","doi-asserted-by":"crossref","unstructured":"Cong, J., Xie, M., Zhang, Y.: An Enhanced Multilevel Routing System. In: Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, November 2002, pp. 51\u201358 (2002)","DOI":"10.1145\/774572.774580"},{"key":"1_CR49","doi-asserted-by":"crossref","unstructured":"Cong, J., Zhang, Y.: Thermal Driven Multilevel Routing for 3-D ICs. In: Proceedings of the IEEE Asia and South Pacific Design Automation Conference, June 2005, pp. 121\u2013126 (2005)","DOI":"10.1145\/1120725.1120787"},{"issue":"4","key":"1_CR50","doi-asserted-by":"publisher","first-page":"489","DOI":"10.1016\/j.vlsi.2007.11.002","volume":"41","author":"V.F. Pavlidis","year":"2008","unstructured":"Pavlidis, V.F., Friedman, E.G.: Timing Driven Via Placement Heuristics in 3-D ICs. Integration, the VLSI Journal\u00a041(4), 489\u2013508 (2008)","journal-title":"Integration, the VLSI Journal"},{"key":"1_CR51","doi-asserted-by":"crossref","unstructured":"Boese, K.D., et al.: Fidelity and Near-Optimality of Elmore-Based Routing Constructions. In: Proceedings of the IEEE International Conference on Computer Design, October 1993, pp. 81\u201384 (1993)","DOI":"10.1109\/ICCD.1993.393400"},{"key":"1_CR52","doi-asserted-by":"crossref","unstructured":"L\u00f6fberg, J.: YALMIP: A Toolbox for Modeling and Optimization in MATLAB. In: Proceedings of the IEEE International Symposium on Computer-Aided Control Systems Design, September 2004, pp. 284\u2013289 (2004)","DOI":"10.1109\/CACSD.2004.1393890"},{"volume-title":"Clock Distribution Networks in VLSI Circuits and Systems","year":"1995","key":"1_CR53","unstructured":"Friedman, E.G. (ed.): Clock Distribution Networks in VLSI Circuits and Systems. IEEE Press, New Jersey (1995)"},{"issue":"5","key":"1_CR54","doi-asserted-by":"publisher","first-page":"665","DOI":"10.1109\/5.929649","volume":"89","author":"E.G. Friedman","year":"2001","unstructured":"Friedman, E.G.: Clock Distribution Networks in Synchronous Digital Integrated Circuits. Proceedings of the IEEE\u00a089(5), 665\u2013692 (2001)","journal-title":"Proceedings of the IEEE"},{"key":"1_CR55","doi-asserted-by":"crossref","unstructured":"Xanthopoulos, T., et al.: The Design and Analysis of the Clock Distribution Network for a 1.2 GHz Alpha Microprocessor. In: Proceedings of the IEEE International Solid-State Circuits Conference, February 2001, pp. 402\u2013403 (2001)","DOI":"10.1109\/ISSCC.2001.912693"},{"issue":"1","key":"1_CR56","doi-asserted-by":"publisher","first-page":"1005","DOI":"10.1109\/4.109565","volume":"27","author":"C. Prunty","year":"1992","unstructured":"Prunty, C., Gal, L.: Optimum Tapered Buffer. IEEE Journal of Solid-State Circuits\u00a027(1), 1005\u20131008 (1992)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"1_CR57","doi-asserted-by":"crossref","unstructured":"Pavlidis, V.F., Savidis, I., Friedman, E.G.: Clock Distribution Networks for 3-D Integrated Circuits. In: Proceedings of the IEEE International Conference on Custom Integrated Circuits, September 2008, pp. 651\u2013654 (2008)","DOI":"10.1109\/CICC.2008.4672170"},{"key":"1_CR58","doi-asserted-by":"crossref","unstructured":"Pavlidis, V.F., Savidis, I., Friedman, E.G.: Clock Distribution Architectures for 3-D SOI Integrated Circuits. In: Proceedings of the IEEE International Silicon-on-Insulator Conference, October 2008, pp. 111\u2013112 (2008)","DOI":"10.1109\/SOI.2008.4656319"},{"key":"1_CR59","doi-asserted-by":"crossref","DOI":"10.1007\/b105353","volume-title":"Networks on Chip","author":"A. Jantsch","year":"2003","unstructured":"Jantsch, A., Tenhunen, H.: Networks on Chip. Kluwer Academic Publishers, Dordrecht (2003)"},{"issue":"1","key":"1_CR60","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","volume":"31","author":"L. Benini","year":"2002","unstructured":"Benini, L., De Micheli, G.: Networks on Chip: A New SoC Paradigm. IEEE Computer\u00a031(1), 70\u201378 (2002)","journal-title":"IEEE Computer"},{"key":"1_CR61","doi-asserted-by":"crossref","unstructured":"Kumar, S., et al.: A Network on Chip Architecture and Design Methodology. In: Proceedings of the International IEEE Annual Symposium on VLSI, April 2002, pp. 105\u2013112 (2002)","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"1_CR62","doi-asserted-by":"crossref","unstructured":"Li, F., et al.: Design and Management of 3D Chip Multiprocessors Using Network-in-Memory. In: Proceedings of the IEEE International Symposium on Computer Architecture, June 2006, pp. 130\u2013142 (2006)","DOI":"10.1145\/1150019.1136497"},{"issue":"10","key":"1_CR63","doi-asserted-by":"publisher","first-page":"1081","DOI":"10.1109\/TVLSI.2007.893649","volume":"15","author":"V.F. Pavlidis","year":"2007","unstructured":"Pavlidis, V.F., Friedman, E.G.: 3-D Topologies for Networks-on-Chip. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a015(10), 1081\u20131090 (2007)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Design Methodologies for SoC and SiP"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-12267-5_1.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T22:05:44Z","timestamp":1740002744000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-12267-5_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642122668","9783642122675"],"references-count":63,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-12267-5_1","relation":{},"ISSN":["1868-4238","1861-2288"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1861-2288"}],"subject":[],"published":{"date-parts":[[2010]]}}}