{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,6]],"date-time":"2026-10-06T05:20:49Z","timestamp":1791264049337,"version":"4.1.0"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642122668","type":"print"},{"value":"9783642122675","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-12267-5_13","type":"book-chapter","created":{"date-parts":[[2010,4,8]],"date-time":"2010-04-08T09:33:12Z","timestamp":1270719192000},"page":"232-250","source":"Crossref","is-referenced-by-count":13,"title":["A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication"],"prefix":"10.1007","author":[{"given":"Vincenzo","family":"Rana","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Atienza","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marco Domenico","family":"Santambrogio","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"Ahmad, B., Erdogan, A.T., Khawam, S.: Architecture of a dynamically reconfigurable noc for adaptive reconfigurable mpsoc. In: First NASA\/ESA Conference on Adaptive Hardware and Systems, AHS 2006, June 15-18, pp. 405\u2013411 (2006)","DOI":"10.1109\/AHS.2006.25"},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"Angiolini, F., Meloni, P., Carta, S., Benini, L., Raffo, L.: Contrasting a NoC and a traditional interconnect fabric with layout awareness. In: Proceedings of Design, Automation and Test in Europe Conference (DATE 2006), Munich, Germany, pp. 124\u2013129 (2006)","DOI":"10.1109\/DATE.2006.244033"},{"key":"13_CR3","volume-title":"Networks on chips: Technology and Tools","year":"2006","unstructured":"Benini, L., De Micheli, G. (eds.): Networks on chips: Technology and Tools. Morgan Kaufmann Publishers, San Francisco (2006)"},{"issue":"2","key":"13_CR4","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1109\/TPDS.2005.22","volume":"16","author":"D. Bertozzi","year":"2005","unstructured":"Bertozzi, D., Jalabert, A., Murali, S., Tamhankar, R., Stergiou, S., Benini, L., De Micheli, G.: Noc synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Trans. Parallel Distrib. Syst.\u00a016(2), 113\u2013129 (2005)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"Brebner, G., Levi, D.: Networking on chip with platform fpgas. In: Proceedings of the 2003 International Conference on Field-Programmable Technology (FPT), December 2003, pp. 13\u201320 (2003)","DOI":"10.1109\/FPT.2003.1275726"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"Ching, D., Schaumont, P., Verbauwhede, I.: Integrated modeling and generation of a reconfigurable network-on-chip. In: Proceedings of 18th International Conference on Parallel and Distributed Processing Symposium, April 26-30, p. 139 (2004)","DOI":"10.1109\/IPDPS.2004.1303115"},{"key":"13_CR7","doi-asserted-by":"crossref","unstructured":"Hansson, A., Goossens, K.: Trade-offs in the configuration of a network on chip for multiple use-cases. In: First International Symposium on Networks-on-Chip, NOCS 2007, May 7-9, pp. 233\u2013242 (2007)","DOI":"10.1109\/NOCS.2007.45"},{"key":"13_CR8","unstructured":"Xilinx Inc. Early Access Partial Reconfiguration Guide. Xilinx Inc. (2006)"},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"Jovanovic, S., Tanougast, C., Weber, S., Bobda, C.: Cunoc: A scalable dynamic noc for dynamically reconfigurable fpgas. In: International Conference on Field Programmable Logic and Applications, FPL 2007, August 27-29, pp. 753\u2013756 (2007)","DOI":"10.1109\/FPL.2007.4380761"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"Kumar, A., Hansson, A., Huisken, J., Corporaal, H.: An fpga design flow for reconfigurable network-based multi-processor systems on chip. In: Design, Automation and Test in Europe Conference and Exhibition, DATE 2007, April 16-20, pp. 1\u20136 (2007)","DOI":"10.1109\/DATE.2007.364577"},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"Lysne, O., Pinkston, T.M., Duato, J.: A methodology for developing dynamic network reconfiguration processes. In: ICPP, p. 77 (2003)","DOI":"10.1109\/ICPP.2003.1240568"},{"key":"13_CR12","doi-asserted-by":"crossref","unstructured":"Montone, A., Rana, V., Santambrogio, M.D., Sciuto, D.: Harpe: a harvard-based processing element tailored for partial dynamic reconfigurable architectures. In: 22nd IEEE International Parallel and Distributed Processing Symposium - 15th Reconfigurable Architectures Workshop (April 2008)","DOI":"10.1109\/IPDPS.2008.4536507"},{"key":"13_CR13","doi-asserted-by":"publisher","first-page":"146","DOI":"10.1145\/1118299.1118344","volume-title":"Proceedings of the 2006 conference on Asia South Pacific design automation (ASP-DAC)","author":"S. Murali","year":"2006","unstructured":"Murali, S., Coenen, M., Radulescu, A., Goossens, K., De Micheli, G.: Mapping and configuration methods for multi-use-case networks on chips. In: Proceedings of the 2006 conference on Asia South Pacific design automation (ASP-DAC), pp. 146\u2013151. ACM Press, New York (2006)"},{"key":"13_CR14","doi-asserted-by":"crossref","unstructured":"Pionteck, T., Koch, R., Albrecht, C.: Applying partial reconfiguration to networks-on-chips. In: International Conference on Field Programmable Logic and Applications, FPL 2006, August 28-30, pp. 1\u20136 (2006)","DOI":"10.1109\/FPL.2006.311208"},{"issue":"6","key":"13_CR15","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/54.970421","volume":"18","author":"A. Vicentelli","year":"2001","unstructured":"Vicentelli, A., Martin, G.: A vision for embedded systems: Platform-based design and software. IEEE Design and Test - Special Issue of Computers\u00a018(6), 23\u201333 (2001)","journal-title":"IEEE Design and Test - Special Issue of Computers"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Design Methodologies for SoC and SiP"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-12267-5_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,13]],"date-time":"2019-03-13T09:44:21Z","timestamp":1552470261000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-12267-5_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642122668","9783642122675"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-12267-5_13","relation":{},"ISSN":["1868-4238","1861-2288"],"issn-type":[{"value":"1868-4238","type":"print"},{"value":"1861-2288","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010]]}}}