{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:57:35Z","timestamp":1725551855653},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642122668"},{"type":"electronic","value":"9783642122675"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-12267-5_14","type":"book-chapter","created":{"date-parts":[[2010,4,8]],"date-time":"2010-04-08T09:33:12Z","timestamp":1270719192000},"page":"251-270","source":"Crossref","is-referenced-by-count":0,"title":["Fast Instruction Memory Hierarchy Power Exploration for Embedded Systems"],"prefix":"10.1007","author":[{"given":"Nikolaos","family":"Kroupis","sequence":"first","affiliation":[]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"14_CR1","unstructured":"Segars, S.: Low power design techniques for micro-processors. In: International Solid State Circuit Conference (February 2001)"},{"key":"14_CR2","unstructured":"Zhang, D., Vahid, F.: Cache configuration exploration on prototyping platforms. In: 14th IEEE International Workshop on Rapid System Prototyping, June 2003, pp. 164\u2013170 (2003)"},{"key":"14_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1007\/11847083_8","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"A.G. Silva-Filho","year":"2006","unstructured":"Silva-Filho, A.G., et al.: Heuristic for Two-Level Cache Hierarchy Exploration Considering Energy Consumption and Performance. In: Vounckx, J., Az\u00e9mard, N., Maurine, P. (eds.) PATMOS 2006. LNCS, vol.\u00a04148, pp. 75\u201383. Springer, Heidelberg (2006)"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"Gordon-Ross, A., Vahid, F., Dutt, N.: Automatic Tuning of Two-Level Caches to Embedded Applications. In: Design, Automation and Test in Europe, DATE, February 2004, pp. 208\u2013213 (2004)","DOI":"10.1109\/DATE.2004.1268850"},{"key":"14_CR5","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TCAD.2002.804107","volume":"21","author":"T. Givargis","year":"2002","unstructured":"Givargis, T., Vahid, F.: Platune: A Tuning framework for system-on-a-chip platforms. IEEE Trans. Computer-Aided Design\u00a021, 1\u201311 (2002)","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Borg, A., Kessler, R., Wall, D.: Generation and analysis of very long address traces. In: International Symposium on Computer Architecture, May 1990, pp. 270\u2013279 (1990)","DOI":"10.1145\/325096.325153"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Mueller, F., Whalley, D.: Fast Instruction Cache Analysis via Static Cache Simulation. In: Proc. of 28th Annual Simulation Symposium, pp. 105\u2013114 (1995)","DOI":"10.1109\/SIMSYM.1995.393589"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Lajolo, M., Lavagno, L., Sangiovanni-Vincentelli, A.: Fast instruction cache simulation strategies in a hardware\/software co-design environment. In: Proc. of the Asian and South Pacific Design Automation Conference, ASP-DAC 1999 (January 1999)","DOI":"10.1109\/ASPDAC.1999.760030"},{"key":"14_CR9","doi-asserted-by":"crossref","unstructured":"Nohl, A., Braun, G., Schliebusch, O., Leupers, R., Meyr, H.: A Universal Technique for Fast and Flexible Instruction-Set Architecture Simulation. In: Proc. of the 39th conference on Design automation, DAC 2002, New Orleans, Louisiana, USA, pp. 22\u201327 (2002)","DOI":"10.1145\/513918.513927"},{"issue":"11","key":"14_CR10","doi-asserted-by":"publisher","first-page":"1338","DOI":"10.1109\/43.959863","volume":"20","author":"A. Hoffmann","year":"2001","unstructured":"Hoffmann, A., Kogel, T., Nohl, A., Braun, G., Schliebusch, O., Wieferink, A., Meyr, H.: A Novel Methodology for the Design of Application Specific Instruction Set Processors (ASIP) Using a Machine Description Language. IEEE Transactions on Computer-Aided Design\u00a020(11), 1338\u20131354 (2001)","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"14_CR11","unstructured":"Balaji, R.: Fast Design Space Exploration of Instruction Caches. Msc Thesis, National University of Singapore (2003)"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Kroupis, N., Mamagkakis, S., Soudris, D.: An Estimation Methodology for Designing Instruction Cache Memory of Embedded Systems. In: ESTIMedia 2006, Fourth IEEE Workshop on Embedded Systems for Real Time Multimedia, Seoul, Korea, October 26-27 (2006)","DOI":"10.1109\/ESTMED.2006.321269"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"Liveris, N., Zervas, N., Soudris, D., Goutis, C.: A Code Transformation-Based Methodology for Improving I-Cache Performance of DSP Applications. In: Proc. of DATE, Paris, pp. 977\u2013984 (2002)","DOI":"10.1109\/DATE.2002.998418"},{"key":"14_CR14","unstructured":"Tarjan, D., Shyamkumar, T., Jouppi, N.: CACTI 4.0 HPL Tech. Report HPL-2006-86 (June 2006)"},{"key":"14_CR15","unstructured":"Calculating Memory System Power for DDR2, Technical Note, Micron Technology Inc. (2007)"},{"issue":"2","key":"14_CR16","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T. Austin","year":"2002","unstructured":"Austin, T., Larson, E., Ernst, D.: SimpleScalar: An Infrastructure for Computer System Modeling. Computer\u00a035(2), 59\u201367 (2002)","journal-title":"Computer"},{"key":"14_CR17","volume-title":"Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation","author":"P. Kuhn","year":"1999","unstructured":"Kuhn, P.: Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation. Kluwer Academic Publisher, Boston (1999)"},{"issue":"4","key":"14_CR18","doi-asserted-by":"publisher","first-page":"344","DOI":"10.1109\/76.465087","volume":"5","author":"K. Nam","year":"1995","unstructured":"Nam, K., et al.: A fast hierarchical motion vector estimation algorithm using mean pyramid. IEEE Transactions on Circuits and Systems for Video Technology\u00a05(4), 344\u2013351 (1995)","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"14_CR19","doi-asserted-by":"crossref","unstructured":"Cheung, C.-K., Po, L.-M.: Normalized Partial Distortion Search Algorithm for Block Motion Estimation. Proc. IEEE Transaction on Circuits and Systems for Video Technology\u00a010(3), 417\u2013422 (2000)","DOI":"10.1109\/76.836286"},{"issue":"2","key":"14_CR20","doi-asserted-by":"crossref","first-page":"89","DOI":"10.3233\/ICA-2000-7201","volume":"7","author":"G. Lafruit","year":"2000","unstructured":"Lafruit, G., Nachtergaele, L., Vahnhoof, B., Catthoor, F.: The Local Wavelet Transform: A Memory-Efficient, High-Speed Architecture Optimized to a Region-Oriented Zero-Tree Coder. Integrated Computer-Aided Engineering\u00a07(2), 89\u2013103 (2000)","journal-title":"Integrated Computer-Aided Engineering"},{"key":"14_CR21","unstructured":"Danckaert, K., Catthoor, F., De Man, H.: Platform independent data transfer and storage exploration illustrated on a parallel cavity detection algorithm. In: ACM Conference on Parallel and Distributed Processing Techniques and Applications III, pp. 1669\u20131675 (1999)"},{"key":"14_CR22","doi-asserted-by":"publisher","first-page":"351","DOI":"10.1088\/0954-898X\/5\/3\/003","volume":"5","author":"A. Dekker","year":"1994","unstructured":"Dekker, A.: Kohonen neural networks for optimal colour quantization. Network: Computation in Neural Systems\u00a05, 351\u2013367 (1994)","journal-title":"Network: Computation in Neural Systems"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Design Methodologies for SoC and SiP"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-12267-5_14.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T02:52:10Z","timestamp":1606186330000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-12267-5_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642122668","9783642122675"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-12267-5_14","relation":{},"ISSN":["1868-4238","1861-2288"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1861-2288"}],"subject":[],"published":{"date-parts":[[2010]]}}}