{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T05:22:15Z","timestamp":1740028935860,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":28,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642122668"},{"type":"electronic","value":"9783642122675"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-12267-5_3","type":"book-chapter","created":{"date-parts":[[2010,4,8]],"date-time":"2010-04-08T09:33:12Z","timestamp":1270719192000},"page":"43-60","source":"Crossref","is-referenced-by-count":4,"title":["Analysis and Design of Charge Pumps for Telecommunication Applications"],"prefix":"10.1007","author":[{"given":"Vassilis","family":"Kalenteridis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Konstantinos","family":"Papathanasiou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stylianos","family":"Siskos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"3","key":"3_CR1","doi-asserted-by":"publisher","first-page":"337","DOI":"10.1109\/4.661199","volume":"33","author":"J.F. Parker","year":"1998","unstructured":"Parker, J.F., Ray, D.: A 1.6-GHz CMOS PLL with on-chip loop filter. IEEE Journal of Solid State Circuits\u00a033(3), 337\u2013343 (1998)","journal-title":"IEEE Journal of Solid State Circuits"},{"issue":"12","key":"3_CR2","doi-asserted-by":"publisher","first-page":"2054","DOI":"10.1109\/4.735547","volume":"33","author":"J. Craninckx","year":"1998","unstructured":"Craninckx, J., Steyaert, M.S.J.: A fully integrated CMOS DCS-1800 frequency synthesizer. IEEE Journal of Solid-State Circuits\u00a033(12), 2054\u20132065 (1998)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"Rhee, W.: Design of high-performance CMOS charge pumps in phase-locked loops. In: IEEE International Symposium on Circuits and Systems (ISCAS), vol.\u00a02, pp. 545\u2013548 (1999)","DOI":"10.1109\/ISCAS.1999.780807"},{"issue":"5","key":"3_CR4","doi-asserted-by":"publisher","first-page":"780","DOI":"10.1109\/4.841507","volume":"35","author":"H.R. Rategh","year":"2000","unstructured":"Rategh, H.R., Samavati, H., Lee, T.H.: A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver. IEEE Journal of Solid-State Circuits\u00a035(5), 780\u2013787 (2000)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"10","key":"3_CR5","doi-asserted-by":"publisher","first-page":"1453","DOI":"10.1109\/4.871322","volume":"35","author":"W. Rhee","year":"2000","unstructured":"Rhee, W., Song, B.S., Ali, A.: A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order \u0394\u03a3 modulator. IEEE Journal of Solid-State Circuits\u00a035(10), 1453\u20131460 (2000)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"4","key":"3_CR6","doi-asserted-by":"publisher","first-page":"521","DOI":"10.1109\/4.991390","volume":"37","author":"C.-M. Hungand","year":"2002","unstructured":"Hungand, C.-M., Kenneth, K.O.: A fully integrated 1.5-5.5-GHz CMOS phase-locked loop. IEEE Journal of Solid-State Circuits\u00a037(4), 521\u2013525 (2002)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"7","key":"3_CR7","doi-asserted-by":"publisher","first-page":"835","DOI":"10.1109\/JSSC.2002.1015680","volume":"37","author":"B. Muerand De","year":"2002","unstructured":"De Muerand, B., Steyaert, M.S.J.: A CMOS monolithic \u03b4\u03c3-controlled fractional-N frequency synthesizer for DCS-1800. IEEE Journal of Solid-State Circuits\u00a037(7), 835\u2013844 (2002)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"8","key":"3_CR8","doi-asserted-by":"publisher","first-page":"1894","DOI":"10.1109\/JSSC.2006.875289","volume":"41","author":"A.L.S. Loke","year":"2006","unstructured":"Loke, A.L.S., Barnes, R.K., Wee, T.T., Oshima, M.M., Moore, C.E., Kennedy, R.R., Gilsdorf, M.J.: A versatile 90-nm CMOS charge-pump PLL for SerDes transmitter clocking. IEEE Journal of Solid-State Circuits\u00a041(8), 1894\u20131907 (2006)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"8","key":"3_CR9","doi-asserted-by":"publisher","first-page":"1028","DOI":"10.1109\/JSSC.2002.800925","volume":"37","author":"M.H. Perrott","year":"2002","unstructured":"Perrott, M.H., Trott, M.D., Sodini, C.G.: A modeling approach for sigma-delta fractional-N frequency synthesizers allowing straightforward noise analysis. IEEE Journal of Solid-State Circuits\u00a037(8), 1028\u20131038 (2002)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"6","key":"3_CR10","doi-asserted-by":"publisher","first-page":"866","DOI":"10.1109\/JSSC.2003.811875","volume":"38","author":"K. Shu","year":"2003","unstructured":"Shu, K., Sanchez-Sinencio, E., Silva-Martinez, J., Embabi, S.H.K.: A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier. IEEE Journal of Solid-State Circuits\u00a038(6), 866\u2013874 (2003)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"2","key":"3_CR11","doi-asserted-by":"publisher","first-page":"379","DOI":"10.1109\/TCSI.2004.841594","volume":"52","author":"H. Arora","year":"2005","unstructured":"Arora, H., Klemmer, N., Morizio, J.C., Wolf, P.D.: Enhanced phase noise modeling of fractional-N frequency synthesizers. IEEE Transactions on Circuits and Systems I: Regular Papers\u00a052(2), 379\u2013395 (2005)","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"11","key":"3_CR12","doi-asserted-by":"publisher","first-page":"2228","DOI":"10.1109\/JSSC.2005.857368","volume":"40","author":"H. Huh","year":"2005","unstructured":"Huh, H., Koo, Y., Lee, K.-Y., Ok, Y., Lee, S., Kwon, D., Lee, J., Park, J., Lee, K., Jeong, D.K., Kim, W.: Comparison frequency doubling and charge pump matching techniques for dual-band delta sigma fractional-N frequency synthesizer. IEEE Journal of Solid-State Circuits\u00a040(11), 2228\u20132236 (2005)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"3_CR13","doi-asserted-by":"publisher","first-page":"379","DOI":"10.1109\/JSSC.2007.914281","volume":"43","author":"K. Woo","year":"2008","unstructured":"Woo, K., Liu, Y., Nam, E., Ham, D.: Fast-lock hybrid PLL combining fractional-n and integer-n modes of differing bandwidths. IEEE Journal of Solid-State Circuits\u00a043, 379\u2013389 (2008)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"3_CR14","doi-asserted-by":"publisher","first-page":"1030","DOI":"10.1109\/JSSC.2008.917557","volume":"43","author":"T. Mitomo","year":"2008","unstructured":"Mitomo, T., Fujimoto, R., Ono, N., Tachibana, R., Hoshino, H., Yoshihara, Y., Tsutsumi, Y., Seto, I.: A 60-GHz CMOS receiver front-end with frequency synthesizer. IEEE Journal of Solid-State Circuits\u00a043, 1030\u20131037 (2008)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"3_CR15","doi-asserted-by":"crossref","unstructured":"Fahimand, A.M., Elmasry, M.I.: A low-power CMOS frequency synthesizer design methodology for wireless applications. In: The International Symposium on Circuits and Systems (ISCAS), vol.\u00a02, pp. 115\u2013119 (1999)","DOI":"10.1109\/ISCAS.1999.780632"},{"key":"3_CR16","doi-asserted-by":"publisher","first-page":"843","DOI":"10.1109\/TCSII.2006.879100","volume":"53","author":"S. Cheng","year":"2006","unstructured":"Cheng, S., Tong, H., Silva Martinez, J., Karsilayan, A.I.: Design and analysis of an ultra high-speed glitch-free fully differential charge pump with minimum output current variation and accurate matching. IEEE Transactions on Circuits and Systems II: Express Briefs\u00a053, 843\u2013847 (2006)","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"3_CR17","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1007\/s10470-007-9070-8","volume":"54","author":"T. Rapinoja","year":"2007","unstructured":"Rapinoja, T., Stadius, K., Halonen, K.: A low-power phase-locked loop for uwb applications. Analog Integrated Circuits and Signal Processing\u00a054, 95\u2013103 (2007)","journal-title":"Analog Integrated Circuits and Signal Processing"},{"key":"3_CR18","doi-asserted-by":"crossref","unstructured":"Chang, R.C., Kuo, L.-C.: A new low-voltage charge pump circuit for PLL. In: The International Symposium on Circuits and Systems (ISCAS), vol.\u00a05, pp. 701\u2013704 (2000)","DOI":"10.1109\/ISCAS.2000.857586"},{"key":"3_CR19","volume-title":"Digital Integrated Circuits, A Design Perspective","author":"B.N.J.M. Rabaey","year":"2002","unstructured":"Rabaey, B.N.J.M., Chandrakasan, A.: Digital Integrated Circuits, A Design Perspective, 2nd edn. Prentice Hall, Englewood Cliffs (2002)","edition":"2"},{"key":"3_CR20","volume-title":"Principles of Communication Systems","author":"H. Taub","year":"1986","unstructured":"Taub, H., Schilling, D.L.: Principles of Communication Systems, 2nd edn. McGraw-Hill, New York (1986)","edition":"2"},{"key":"3_CR21","volume-title":"Analog Integrated Circuit Design","author":"D.A. Jones","year":"1996","unstructured":"Jones, D.A., Martin, K.: Analog Integrated Circuit Design, 1st edn. Wiley, Chichester (1996)","edition":"1"},{"issue":"9","key":"3_CR22","doi-asserted-by":"publisher","first-page":"1665","DOI":"10.1109\/TCSI.2004.834516","volume":"51","author":"P.K. Hanumolu","year":"2004","unstructured":"Hanumolu, P.K., Brownlee, M., Mayaram, K., Moon, U.-K.: Analysis of Charge Pump Phase Locked Loops. IEEE Transactions on Circuits and Systems I: Regular Papers\u00a051(9), 1665\u20131674 (2004)","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"3_CR23","unstructured":"LMX2330A, National Datasheet"},{"issue":"10","key":"3_CR24","doi-asserted-by":"publisher","first-page":"1218","DOI":"10.1109\/4.5947","volume":"23","author":"M. Johnson","year":"1988","unstructured":"Johnson, M., Hudson, E.: A variable delay line PLL for CPU-coprocessor synchronization. IEEE Journal of Solid-State Circuits\u00a023(10), 1218\u20131223 (1988)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"11","key":"3_CR25","doi-asserted-by":"publisher","first-page":"1599","DOI":"10.1109\/4.165341","volume":"27","author":"I.A. Young","year":"1992","unstructured":"Young, I.A., Greason, J.K., Wong, K.L.: A PLL Clock Generator with 5 to 110MHz of Lock Range for Microprocessors. IEEE Journal of Solid-State Circuits\u00a027(11), 1599\u20131607 (1992)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"3_CR26","doi-asserted-by":"crossref","unstructured":"Maneatis, J.: Low-Jitter and Process-Independent DLL and PLL Based on Self-Biased Techniques, ISSCC Digest of Technical Papers (1996)","DOI":"10.1109\/ISSCC.1996.488539"},{"key":"3_CR27","doi-asserted-by":"crossref","unstructured":"Soyuer, M., Ewen, J.F., Chuang, H.L.: A Fully Monolithic 1.25GHz CMOS Frequency Synthesizer. In: Symposium on VLSI Circuits, Digest of Technical Papers, vol.\u00a06, pp. 127\u2013128 (1994)","DOI":"10.1109\/VLSIC.1994.586249"},{"key":"3_CR28","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/9780470545331","volume-title":"Monolithic Phase-Locked Loops and Clock Recovery Circuits","author":"B. Razavi","year":"1996","unstructured":"Razavi, B.: Monolithic Phase-Locked Loops and Clock Recovery Circuits, pp. 1\u201339. IEEE Press, Los Alamitos (1996)"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Design Methodologies for SoC and SiP"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-12267-5_3.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T22:05:34Z","timestamp":1740002734000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-12267-5_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642122668","9783642122675"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-12267-5_3","relation":{},"ISSN":["1868-4238","1861-2288"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1861-2288"}],"subject":[],"published":{"date-parts":[[2010]]}}}