{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:57:43Z","timestamp":1725551863374},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642122668"},{"type":"electronic","value":"9783642122675"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-12267-5_6","type":"book-chapter","created":{"date-parts":[[2010,4,8]],"date-time":"2010-04-08T09:33:12Z","timestamp":1270719192000},"page":"97-113","source":"Crossref","is-referenced-by-count":5,"title":["Fine-Grain Reconfigurable Logic Cells Based on Double-Gate MOSFETs"],"prefix":"10.1007","author":[{"given":"Ian","family":"O\u2019Connor","sequence":"first","affiliation":[]},{"given":"Ilham","family":"Hassoune","sequence":"additional","affiliation":[]},{"given":"David","family":"Navarro","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"unstructured":"International Technology Roadmap for Semiconductors, 2007 edn.","key":"6_CR1"},{"issue":"11","key":"6_CR2","doi-asserted-by":"publisher","first-page":"2195","DOI":"10.1109\/16.796296","volume":"46","author":"J.-G. Fossum","year":"1999","unstructured":"Fossum, J.-G., Kim, K., Chong, Y.: Extremely Scaled Double-Gate CMOS Performance Projections, Including GIDL-Controled Off-State Current. IEEE Trans. on Electron Devices\u00a046(11), 2195\u20132199 (1999)","journal-title":"IEEE Trans. on Electron Devices"},{"doi-asserted-by":"crossref","unstructured":"Roy, K., Mahmoodi, H., Mukhopadhyay, S., Ananthan, H., Bansal, A., Cakici, T.: Double-Gate SOI Devices for Low-Power and High-Performance Applications. In: International Conference on Computer Aided Design (2005)","key":"6_CR3","DOI":"10.1109\/ICCAD.2005.1560067"},{"doi-asserted-by":"crossref","unstructured":"Dao, T.: Advanced double-gate fully-depleted silicon-on-insulator (DG-FDSOI) device and device impact on circuit design & power management. In: Proc. IEEE International Conference on Integrated Circuit Design and Technology, pp. 99\u2013103 (2004)","key":"6_CR4","DOI":"10.1109\/ICICDT.2004.1309917"},{"key":"6_CR5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-9106-5","volume-title":"Silicon-on-Insulator Technology \u2013 Materials to VLSI","author":"J.-P. Colinge","year":"2004","unstructured":"Colinge, J.-P.: Silicon-on-Insulator Technology \u2013 Materials to VLSI, 3rd edn. Kluwer Academic Publishers, Dordrecht (2004)","edition":"3"},{"doi-asserted-by":"crossref","unstructured":"Mukhopadhyay, S., Mahmoodi, H., Roy, K.: Design of High Performance Sense Amplifier Using Independent Gate Control in sub-50nm Double-Gate MOSFET. In: Proc. IEEE ISQUED 2005 (2005)","key":"6_CR6","DOI":"10.1109\/ISQED.2005.44"},{"unstructured":"Chiang, M.-H., Kim, K., Tretz, C., Chuang, C.-T.: Novel High-Density Low-Power High-Performance Double-Gate Logic Techniques. In: Proc. IEEE Int. SOI Conference (2004)","key":"6_CR7"},{"doi-asserted-by":"crossref","unstructured":"Hassoune, I., O\u2019Connor, I., Navarro, D.: On the performance of Double-Gate MOSFET circuit applications. In: Proc. IEEE NEWCAS (2007)","key":"6_CR8","DOI":"10.1109\/NEWCAS.2007.4487973"},{"doi-asserted-by":"crossref","unstructured":"Beckett, P.: A fine-grained reconfigurable logic array based on double gate transistors. In: Proc. IEEE International Conference on Field-Programmable Technology (FPT), pp. 260\u2013267 (2002)","key":"6_CR9","DOI":"10.1109\/FPT.2002.1188690"},{"unstructured":"Reyboz, M., et al.: Explicit short channel compact model of independent double gate MOSFET. In: Proc. Workshop on Compact Modeling (2007)","key":"6_CR10"},{"issue":"23","key":"6_CR11","doi-asserted-by":"publisher","first-page":"1273","DOI":"10.1049\/el:20072329","volume":"43","author":"I. Hassoune","year":"2007","unstructured":"Hassoune, I., O\u2019Connor, I.: Double-Gate MOSFET Based Reconfigurable Cells. Electronics Letters\u00a043(23), 1273\u20131274 (2007)","journal-title":"Electronics Letters"},{"key":"6_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1007\/978-3-540-30117-2_16","volume-title":"Field Programmable Logic and Application","author":"M. Hutton","year":"2004","unstructured":"Hutton, M., Schleicher, J., Lewis, D., Pedersen, B., Yuan, R., Kaptanoglu, S., Baeckler, G., Ratchev, B., Padalia, K., Bourgeault, M., Lee, A., Kim, H., Saini, R.: Improving FPGA Performance and Area Using an Adaptable Logic Module. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol.\u00a03203, pp. 135\u2013144. Springer, Heidelberg (2004)"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Design Methodologies for SoC and SiP"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-12267-5_6.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T02:52:12Z","timestamp":1606186332000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-12267-5_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642122668","9783642122675"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-12267-5_6","relation":{},"ISSN":["1868-4238","1861-2288"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1861-2288"}],"subject":[],"published":{"date-parts":[[2010]]}}}