{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:47:00Z","timestamp":1725551220966},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642123672"},{"type":"electronic","value":"9783642123689"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-12368-9_23","type":"book-chapter","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T06:30:40Z","timestamp":1270621840000},"page":"293-307","source":"Crossref","is-referenced-by-count":4,"title":["A Very Compact Hardware Implementation of the KASUMI Block Cipher"],"prefix":"10.1007","author":[{"given":"Dai","family":"Yamamoto","sequence":"first","affiliation":[]},{"given":"Kouichi","family":"Itoh","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Yajima","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"23_CR1","unstructured":"Third Generation Partnership Project: 3GPP TS 35.202 v7.0.0 Document 2: KASUMI Specification (June 2007)"},{"key":"23_CR2","unstructured":"GSM Association, Market Data Summary (Q2 2009), \n                    \n                      http:\/\/www.gsmworld.com\/newsroom\/market-data\/market_data_summary.htm"},{"key":"23_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1007\/978-3-540-74735-2_9","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2007","author":"M. Matsui","year":"2007","unstructured":"Matsui, M., Nakajima, J.: On the Power of Bitslice Implementation on Intel Core2 Processor. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol.\u00a04727, pp. 121\u2013134. Springer, Heidelberg (2007)"},{"key":"23_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"315","DOI":"10.1007\/978-3-540-85053-3_20","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2008","author":"D. Yamamoto","year":"2008","unstructured":"Yamamoto, D., Yajima, J., Itoh, K.: A Very Compact Hardware Implementation of the MISTY1 Block Cipher. In: Oswald, E., Rohatgi, P. (eds.) CHES 2008. LNCS, vol.\u00a05154, pp. 315\u2013330. Springer, Heidelberg (2008)"},{"key":"23_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"54","DOI":"10.1007\/BFb0052334","volume-title":"Fast Software Encryption","author":"M. Matsui","year":"1997","unstructured":"Matsui, M.: New Block Encryption Algorithm MISTY. In: Biham, E. (ed.) FSE 1997. LNCS, vol.\u00a01267, pp. 54\u201368. Springer, Heidelberg (1997)"},{"key":"23_CR6","unstructured":"Mitsubishi Electric Web Site, \n                    \n                      http:\/\/global.mitsubishielectric.com\/bu\/security\/rd\/rd05\/kasumi_b.html"},{"key":"23_CR7","unstructured":"Elliptic Semiconductor Web Site, \n                    \n                      http:\/\/www.ellipticsemi.com\/pdf\/CLP-38_80102.pdf"},{"key":"23_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"248","DOI":"10.1007\/3-540-45439-X_17","volume-title":"Information Security","author":"K. Marinis","year":"2001","unstructured":"Marinis, K., Moshopoulos, N.K., Karoubalis, F., Pekmestzi, K.Z.: On the Hardware Implementation of the 3GPP Confidentiality and Integrity Algorithms. In: Davida, G.I., Frankel, Y. (eds.) ISC 2001. LNCS, vol.\u00a02200, pp. 248\u2013265. Springer, Heidelberg (2001)"},{"key":"23_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1007\/3-540-45811-5_4","volume-title":"Information Security","author":"A. Satoh","year":"2002","unstructured":"Satoh, A., Morioka, S.: Small and High-Speed Hardware Architectures for the 3GPP Standard Cipher KASUMI. In: Chan, A.H., Gligor, V.D. (eds.) ISC 2002. LNCS, vol.\u00a02433, pp. 48\u201362. Springer, Heidelberg (2002)"},{"key":"23_CR10","unstructured":"Kim, H., Choi, Y., Kim, M., Ryu, H.: Hardware implementation of the 3GPP KASUMI crypto algorithm. In: Proc. ITC-CSCC 2002, pp. 317\u2013320 (2002)"},{"key":"23_CR11","unstructured":"Balderas, T., Cumplido, R.: An Efficient Hardware Implementation of the KASUMI Block Cipher for Third Generation Cellular Networks. In: Proc. GSPx 2004 (2004)"},{"key":"23_CR12","doi-asserted-by":"crossref","unstructured":"Balderas, T., Cumplido, R.: An Efficient Reuse-Based Approach to Implement the 3GPP KASUMI Block Cipher. In: Proc. ICEEE 2004, pp. 113\u2013118 (2004)","DOI":"10.1109\/ICEEE.2004.1433860"},{"issue":"1","key":"23_CR13","doi-asserted-by":"publisher","first-page":"214","DOI":"10.1109\/TCE.2004.1277865","volume":"50","author":"H. Kim","year":"2004","unstructured":"Kim, H., Lee, S.: Design and Implementation of a Private and Public Key Crypto Processor and Its Application to a Security System. IEEE Transactions on Consumer Electronics\u00a050(1), 214\u2013224 (2004)","journal-title":"IEEE Transactions on Consumer Electronics"},{"key":"23_CR14","doi-asserted-by":"crossref","unstructured":"Kitsos, P., Galanis, M.D., Koufopavlou, O.: High-speed hardware implementations of the KASUMI block cipher. In: Proc. ISCAS 2004, vol.\u00a02, pp. 549\u2013552 (2004)","DOI":"10.1109\/ISCAS.2004.1329330"},{"key":"23_CR15","doi-asserted-by":"crossref","unstructured":"Balderas, T., Cumplido, R.: High Performance Encryption Cores for 3G Networks. In: Proc. DAC 2005, pp. 240\u2013243 (2005)","DOI":"10.1145\/1065579.1065642"},{"issue":"6","key":"23_CR16","doi-asserted-by":"publisher","first-page":"531","DOI":"10.1016\/j.compeleceng.2007.11.003","volume":"34","author":"T. Balderas","year":"2008","unstructured":"Balderas, T., Cumplido, R., Feregrino-Uribe, C.: On the design and implementation of a RISC processor extension for the KASUMI encryption algorithm. Computers and Electrical Engineering\u00a034(6), 531\u2013546 (2008)","journal-title":"Computers and Electrical Engineering"},{"key":"23_CR17","unstructured":"NESSIE: New European Schemes for Signatures, Integrity, and Encryption, \n                    \n                      https:\/\/www.cosic.esat.kuleuven.be\/nessie\/"},{"key":"23_CR18","unstructured":"Virtex-E 1.8V FPGA Complete Data Sheet, \n                    \n                      http:\/\/japan.xilinx.com\/support\/documentation\/data_sheets\/ds022.pdf"}],"container-title":["Lecture Notes in Computer Science","Information Security Theory and Practices. Security and Privacy of Pervasive Systems and Smart Devices"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-12368-9_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,13]],"date-time":"2019-03-13T04:39:07Z","timestamp":1552451947000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-12368-9_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642123672","9783642123689"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-12368-9_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}