{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:03:41Z","timestamp":1725552221594},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642126581"},{"type":"electronic","value":"9783642126598"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-12659-8_25","type":"book-chapter","created":{"date-parts":[[2010,4,19]],"date-time":"2010-04-19T07:20:05Z","timestamp":1271661605000},"page":"337-348","source":"Crossref","is-referenced-by-count":1,"title":["Hybrid MPI-Cell Parallelism for Hyperbolic PDE Simulation on a Cell Processor Cluster"],"prefix":"10.1007","author":[{"given":"Scott","family":"Rostrup","sequence":"first","affiliation":[]},{"given":"Hans","family":"De Sterck","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"25_CR1","unstructured":"http:\/\/www.green500.org"},{"key":"25_CR2","unstructured":"http:\/\/www.top500.org"},{"key":"25_CR3","unstructured":"Arevalo, A., Matinata, R.M., Pandian (Raj), M., Peri, E., Ruby, K., Thomas, F., Almond, C.: Programming the Cell Broadband Engine Architecture: Examples and Best Practices. IBM (2008)"},{"key":"25_CR4","doi-asserted-by":"crossref","unstructured":"Barker, K.J., Davis, K., Hoisie, A., Kerbyson, D.J., Lang, M., Pakin, S., Sancho, J.C.: Entering the petaflop era: The architecture and performance of roadrunner. In: SC 2008 (2008)","DOI":"10.1109\/SC.2008.5217926"},{"key":"25_CR5","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9780511791253","volume-title":"Finite volume methods for hyperbolic problems","author":"R.J. LeVeque","year":"2002","unstructured":"LeVeque, R.J.: Finite volume methods for hyperbolic problems. Cambridge University Press, Cambridge (2002)"},{"issue":"1","key":"25_CR6","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1109\/JSSC.2005.859896","volume":"41","author":"D.C. Pham","year":"2006","unstructured":"Pham, D.C., Aipperspach, T., Boerstler, D., Bolliger, M., Chaudhry, R., Cox, D., Harvey, P., Harvey, P.M., Hofstee, H.P., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Pham, M., Pille, J., Posluszny, S., Riley, M., Stasiak, D.L., Suzuoki, M., Takahashi, O., Warnock, J., Weitzel, S., Wendel, D., Yazawa, K.: Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor. IEEE Journal of Solid-State Circuits\u00a041(1), 179\u2013196 (2006)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"25_CR7","volume-title":"Programming the Cell Processor: For Games, Graphics, and Computation","author":"M. Scarpino","year":"2008","unstructured":"Scarpino, M.: Programming the Cell Processor: For Games, Graphics, and Computation. Prentice Hall PTR, Upper Saddle River (2008)"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing Systems and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-12659-8_25","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,28]],"date-time":"2019-05-28T10:02:29Z","timestamp":1559037749000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-12659-8_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642126581","9783642126598"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-12659-8_25","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}