{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:28:16Z","timestamp":1725553696007},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642130090"},{"type":"electronic","value":"9783642130106"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-13010-6_6","type":"book-chapter","created":{"date-parts":[[2010,5,3]],"date-time":"2010-05-03T13:26:59Z","timestamp":1272893219000},"page":"162-187","source":"Crossref","is-referenced-by-count":0,"title":["Multi Core Design for Chip Level Multiprocessing"],"prefix":"10.1007","author":[{"given":"Tryggve","family":"Fossum","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"Dennard, R., Yu, H.-N., et al.: Design of ion-implanted MOSFETs with very small physical dimensions. IEEE Journal of Solid State Circuits\u00a0SC-9(5) (October 1974)","DOI":"10.1109\/JSSC.1974.1050511"},{"issue":"1","key":"6_CR2","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1147\/rd.111.0025","volume":"11","author":"R.M. Tomasulo","year":"1967","unstructured":"Tomasulo, R.M.: An Efficient Algorithm for Exploiting Multiple Arithmetic Units. IBM Journal of Research and Development\u00a011(1), 25\u201333 (1967)","journal-title":"IBM Journal of Research and Development"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"Seiler, L., Carmean, D., et al.: Data in graph. In: Larrabee: A many-core x86 architecture for visual computing, SIGGRAPH 2008: ACM SIGGRAPH 2008 Papers. ACM Press, New York (2008)","DOI":"10.1109\/HOTCHIPS.2008.7476560"},{"key":"#cr-split#-6_CR4.1","doi-asserted-by":"crossref","unstructured":"Emer, J.S., Clark, D.W.: Characterization of Processor Performance in the VAX-11\/780. In: Proceedings of the 11th International Conference on Computer Architecture (May 1984);","DOI":"10.1145\/800015.808199"},{"key":"#cr-split#-6_CR4.2","unstructured":"Reprinted in Readings in Computer Archictecture (2000)"},{"key":"6_CR5","unstructured":"Bautista, J., et al.: Polaris Description, at Intel Resesearch Group"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"Austin, T.M., et al.: Making Typical Silicon matter with Razor. IEEE Computer (2003)","DOI":"10.1109\/MC.2004.1274005"}],"container-title":["Lecture Notes in Computer Science","Advanced Lectures on Software Engineering"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-13010-6_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,27]],"date-time":"2021-10-27T02:22:03Z","timestamp":1635301323000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-13010-6_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642130090","9783642130106"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-13010-6_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}