{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:48:06Z","timestamp":1725576486509},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642130243"},{"type":"electronic","value":"9783642130250"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-13025-0_18","type":"book-chapter","created":{"date-parts":[[2011,1,21]],"date-time":"2011-01-21T20:50:19Z","timestamp":1295643019000},"page":"164-172","source":"Crossref","is-referenced-by-count":3,"title":["A Parallel Genetic Algorithm on a Multi-Processor System-on-Chip"],"prefix":"10.1007","author":[{"given":"Rubem Euz\u00e9bio","family":"Ferreira","sequence":"first","affiliation":[]},{"given":"Luiza","family":"de Macedo Mourelle","sequence":"additional","affiliation":[]},{"given":"Nadia","family":"Nedjah","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"1","key":"18_CR1","doi-asserted-by":"publisher","first-page":"399","DOI":"10.1109\/MDT.2005.111","volume":"1","author":"A. Ivanov","year":"2005","unstructured":"Ivanov, A., De Micheli, G.: The network-on-chip paradigm in practice and research. IEEE Design and Test of Computers\u00a01(1), 399\u2013403 (2005)","journal-title":"IEEE Design and Test of Computers"},{"key":"18_CR2","unstructured":"Mello, A.M.: Arquitetura multiprocessada em SoCs: estudo de diferentes topologias de conex\u00e3o (June 2003) [in Portuguese]"},{"key":"18_CR3","unstructured":"Woszezenki, C.: Aloca\u00e7\u00e3o de tarefas e comunica\u00e7\u00e3o entre tarefas em mpsocs. M.Sc., Faculdade de Inform\u00e1tica, PUCRS, Porto Alegre, RS, Brazil (June 2007) [in Portuguese]"},{"issue":"1","key":"18_CR4","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1016\/j.vlsi.2004.03.003","volume":"38","author":"F. Moraes","year":"2004","unstructured":"Moraes, F., Calazans, N., Mello, A., M\u00f6ller, L., Ost, L.: Hermes: an infrastructure for low area overhead packet-switching networks on chip. Integration, the VLSI Journal\u00a038(1), 69\u201393 (2004)","journal-title":"Integration, the VLSI Journal"},{"issue":"1","key":"18_CR5","first-page":"61","volume":"1","author":"J. \u00d6berg","year":"2004","unstructured":"\u00d6berg, J., Jantsch, A., Tenhunen, H.: Special issue on networks on chip. Journal of Systems Architecture\u00a01(1), 61\u201363 (2004)","journal-title":"Journal of Systems Architecture"},{"issue":"1","key":"18_CR6","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"1","author":"L. Benini","year":"2002","unstructured":"Benini, L., De Micheli, G.: Networks on chips: a new soc paradigm. IEEE Computer\u00a01(1), 70\u201378 (2002)","journal-title":"IEEE Computer"},{"key":"18_CR7","first-page":"344","volume-title":"Proceedings of the Design,Automation and Test in Europe Conference and Exhibition (DATE 2003)","author":"L. Benini","year":"2003","unstructured":"Benini, L., Ye, T.T., De Micheli, G.: Packetized on-chip interconnect communication analysis for MPSoC. In: Proceedings of the Design,Automation and Test in Europe Conference and Exhibition (DATE 2003), pp. 344\u2013349. IEEE Press, Los Alamitos (2003)"},{"key":"18_CR8","unstructured":"Chiwiacowsky, L.D., de Velho, H.F.C., Preto, A.J., Stephany, S.: Identifying initial conduction in heat conduction transfer by a genetic algorithm: a parallel approach\u00a028, 180\u2013195 (April 1980)"},{"key":"18_CR9","first-page":"2064","volume-title":"IEEE Wireless Communications and Networking Conference (WCNC 2003)","author":"P.M. Ruiz","year":"2003","unstructured":"Ruiz, P.M., Antonio: Using genetic algorithms to optimize the behavior of adaptive multimedia applications in wireless and mobile scenarios. In: IEEE Wireless Communications and Networking Conference (WCNC 2003), pp. 2064\u20132068. IEEE Press, Los Alamitos (2003)"},{"key":"18_CR10","unstructured":"Rhoads, S.: Plasma microprocessor (2009), \n                    \n                      http:\/\/www.opencores.org"},{"key":"18_CR11","unstructured":"Hue, X.: Genetic algorithms for optimization \u2013 background and applications. Technical report. Edinburgh Parallel Computer Centre, The University of Edinburgh (1997)"}],"container-title":["Lecture Notes in Computer Science","Trends in Applied Intelligent Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-13025-0_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,23]],"date-time":"2019-03-23T23:35:16Z","timestamp":1553384116000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-13025-0_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642130243","9783642130250"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-13025-0_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}