{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:17:58Z","timestamp":1725556678559},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642131189"},{"type":"electronic","value":"9783642131196"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-13119-6_12","type":"book-chapter","created":{"date-parts":[[2010,5,26]],"date-time":"2010-05-26T00:35:39Z","timestamp":1274834139000},"page":"136-148","source":"Crossref","is-referenced-by-count":0,"title":["Function Units Sharing between Neighbor Cores in CMP"],"prefix":"10.1007","author":[{"given":"Tianzhou","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianliang","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui","family":"Yuan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingwei","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guanjun","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"12_CR1","first-page":"79","volume":"30","author":"L. Hammond","year":"1997","unstructured":"Hammond, L., Basem, A.N., Olukotuna, K.: A Single-Chip Multiprocessor. Computer\u00a030, 79\u201385 (1997)","journal-title":"Computer"},{"key":"12_CR2","unstructured":"Dean, M.T., Susan, J.E., Henry, M.L.: Simultaneous Multithreading Maximizing On-Chip Parallelism. In: Proceedings of the 22nd Annual Int. Sym. on Computer Arch., Santa Margherita Ligure (1995)"},{"key":"12_CR3","unstructured":"Venkata, K., Josep, T.: A Clustered Approach to Multithreaded Processors. In: Proceedings of the 12th International Parallel Processing Symposium (1998)"},{"key":"12_CR4","unstructured":"James, B., Gaudiot, J.: Area and System Clock Effects on SMT\/CMP Processors. In: International Conference on Parallel Architectures and Compilation Techniques (2001)"},{"key":"12_CR5","unstructured":"Dolbeau, R., Seznec, A.: CASH: Revisiting hardware sharing in single-chip parallel processor. IRISA Report 1491 (2002)"},{"key":"12_CR6","unstructured":"Rakesh, K., Norman, P.J., Dean, M.T.: Conjoined-Core Chip Multiprocessing. In: Proceedings of the 37th annual IEEE\/ACM International Symposium on Microarchitecture (2004)"},{"key":"12_CR7","unstructured":"Timothy, S., Suleyman, S., Brad, C.: Phase tracking and prediction. In: Proceedings of the 30th annual international symposium on Computer architecture (2003)"},{"key":"12_CR8","unstructured":"Timothy, S., Erez, P., Greg, H., Suleyman, S., Brad, C.: Discovering and Exploiting Program Phases. IEEE Micro (2003)"},{"key":"12_CR9","doi-asserted-by":"crossref","unstructured":"Butts, J.A., Sohi, G.S.: Characterizing and predicting value degree of use. In: Proceedings of the 35th annual ACM\/IEEE international symposium on Microarchitecture (2002)","DOI":"10.1109\/MICRO.2002.1176235"},{"key":"12_CR10","unstructured":"Francis, T., Yale, N.P.: Achieving Out-of-Order Performance with Almost In-Order Complexity. In: Proceedings of the 35th International Symposium on Computer Architecture (2008)"},{"key":"12_CR11","doi-asserted-by":"crossref","unstructured":"Barroso, L.A., Gharachorloo, K., McNamara, R., Nowatzyk, A., Qadeer, S., Sano, B., Smith, S., Stets, R., Verghese, B.: Piranha: a scalable architecture based on single-chip multiprocessing. In: Proceedings of the 27th annual international symposium on Computer architecture (2000)","DOI":"10.1145\/339647.339696"},{"key":"12_CR12","unstructured":"Engin, I., Meyrem, K., Nevin, K., Jose, F.M.: Core fusion: accommodating software diversity in chip multiprocessors. In: Proceedings of the 34th annual international symposium on Computer architecture (2007)"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-13119-6_12.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,30]],"date-time":"2021-04-30T11:55:40Z","timestamp":1619783740000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-13119-6_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642131189","9783642131196"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-13119-6_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}