{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:56:48Z","timestamp":1771703808957,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642131189","type":"print"},{"value":"9783642131196","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-13119-6_13","type":"book-chapter","created":{"date-parts":[[2010,5,26]],"date-time":"2010-05-26T00:35:39Z","timestamp":1274834139000},"page":"149-162","source":"Crossref","is-referenced-by-count":3,"title":["A High Efficient On-Chip Interconnection Network in SIMD CMPs"],"prefix":"10.1007","author":[{"given":"Dan","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kui","family":"Dai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuecheng","family":"Zou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinli","family":"Rao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pan","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"Bohr, M.T.: Interconnect scaling - the real limiter to high performance ULSI. In: IEEE International Electron Devices Meeting, pp. 241\u2013244 (1995)","DOI":"10.1109\/IEDM.1995.499187"},{"key":"13_CR2","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/2.612245","volume":"30","author":"D. Matzke","year":"1997","unstructured":"Matzke, D.: Will physical scalability sabotage performance gains? IEEE Computer\u00a030, 37\u201339 (1997)","journal-title":"IEEE Computer"},{"key":"13_CR3","unstructured":"Wolfe, A.: Intel clears up post-tejas confusion. VARBusiness (May 17, 2004), http:\/\/www.varbusiness.com\/sections\/news\/breakingnews.jhtml?articleld=18842588"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Agarwal, V., Hrishikesh, M.S., Keckler, S.W., Burger, D.: Clock rate versus IPC: The end of the road for conventional microarchitectures. In: Proc. Of IEEE 27th International Symposium on Computer Architecture (ISCA-27), pp. 248\u2013259 (2000)","DOI":"10.1145\/339647.339691"},{"key":"13_CR5","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"A.P. Chandrakasan","year":"1992","unstructured":"Chandrakasan, A.P., Sheng, S., Brodersen, R.W.: Low-power CMOS digital design. IEEE Journal of Solid-State Circuits\u00a027, 473\u2013484 (1992)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"13_CR6","doi-asserted-by":"publisher","first-page":"746","DOI":"10.1109\/TC.1968.229158","volume":"C-17","author":"G.H. Barnes","year":"1968","unstructured":"Barnes, G.H., Brown, R.M., Kato, M., Kuck, D.J., et al.: The Illiac IV computer. IEEE Transactions on Computers\u00a0C-17, 746\u2013757 (1968)","journal-title":"IEEE Transactions on Computers"},{"key":"13_CR7","doi-asserted-by":"publisher","first-page":"836","DOI":"10.1109\/TC.1980.1675684","volume":"C-29","author":"K.E. Batcher","year":"1980","unstructured":"Batcher, K.E.: Design of a massively parallel processor. IEEE Transactions on Computers\u00a0C-29, 836\u2013840 (1980)","journal-title":"IEEE Transactions on Computers"},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"Parkinson, D., Hunt, D.J., MacQueen, K.S.: THE AMT DAP 500. In: Proc. Of the 33rd IEEE International Conference of Computer Society, pp. 196\u2013199 (March 1988)","DOI":"10.1109\/CMPCON.1988.4858"},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"Nickolls, J.R.: The design of the MasPar MP-1: A cost effective massively parallel computer. In: Proc. Of the 35th IEEE International Conference of Computer Society, pp. 25\u201328 (March 1990)","DOI":"10.1109\/CMPCON.1990.63649"},{"key":"13_CR10","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H. Singh","year":"2000","unstructured":"Singh, H., Lee, M.-H., Lu, G., Kurdahi, F.J., et al.: MorphoSys: An integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Transactions on Computers\u00a049, 465\u2013481 (2000)","journal-title":"IEEE Transactions on Computers"},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"Fujita, Y., Kyo, S., Yamashita, N., Okazaki, S.: A 10 GIPS SIMD processor for PC-based real-time vision applications. In: Proc. Of the 4th IEEE International Workshop on Computer Architecture for Machine Perception (CAMP 1997), pp. 22\u201332 (October 1997)","DOI":"10.1109\/CAMP.1997.631885"},{"key":"13_CR12","unstructured":"ClearSpeed Whitepaper: CSX Processor Architecture, http:\/\/www.clearspeed.com\/newsevents\/presskit"},{"key":"13_CR13","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1109\/40.918001","volume":"21","author":"B. Khailany","year":"2001","unstructured":"Khailany, B., Dally, W.J., Kapasi, U.J., Mattson, P., et al.: Imagine: Media processing with streams. IEEE Micro\u00a021, 35\u201346 (2001)","journal-title":"IEEE Micro"},{"key":"13_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"689","DOI":"10.1007\/11558484_87","volume-title":"Advanced Concepts for Intelligent Vision Systems","author":"H. Fatemi","year":"2005","unstructured":"Fatemi, H., Corporaal, H., Basten, T., Kleihorst, R., Jonker, P.: Designing area and performance constrained SIMD\/VLIW image processing architectures. In: Blanc-Talon, J., Philips, W., Popescu, D.C., Scheunders, P. (eds.) ACIVS 2005. LNCS, vol.\u00a03708, pp. 689\u2013696. Springer, Heidelberg (2005)"},{"key":"13_CR15","doi-asserted-by":"crossref","unstructured":"Makino, J., Hiraki, K., Inaba, M.: GRAPE-DR: 2-Pflops massively-parallel computer with 512-core, 512-Gflops processor chips for scientific computing. In: Proc. Of the 2007 ACM\/IEEE Conference on Supercomputing (SC 2007), pp. 1\u201311 (2007)","DOI":"10.1145\/1362622.1362647"},{"key":"13_CR16","doi-asserted-by":"crossref","unstructured":"Balfour, J., Dally, W.J.: Design tradeoffs for tiled CMP on-chip networks. In: Proc. Of the 20th Annual International Conference on Supercomputing (ICS 2006), pp. 187\u2013198 (June 2006)","DOI":"10.1145\/1183401.1183430"},{"key":"13_CR17","doi-asserted-by":"crossref","unstructured":"Das, R., Eachempati, S., Mishra, A.K., Narayanan, V., Das, C.R.: Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs. In: Proc. of IEEE 15th International Symposium on High Performance Computer Architecture (HPCA 2009), pp. 175\u2013186 (Febuary 2009)","DOI":"10.1109\/HPCA.2009.4798252"},{"key":"13_CR18","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1109\/TVLSI.2008.2011232","volume":"17","author":"A. Banerjee","year":"2009","unstructured":"Banerjee, A., Wolkotte, P.T., Mullins, R.D., Moore, S.W., Smit, G.J.M.: An energy and performance exploration of network-on-chip architectures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a017, 319\u2013329 (2009)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"13_CR19","unstructured":"Cannon, L.E.: A cellular computer to implement the kalman filter algorithm. Ph.D. thesis, Montana State University (1969)"},{"key":"13_CR20","doi-asserted-by":"crossref","unstructured":"Fatahalian, K., Sugerman, J., Hanrahan, P.: Understanding the efficiency of GPU algorithms for matrix-matrix multiplication. In: Proc. Of the ACM SIGGRAPH\/EUROGRAPHICS Conference on Graphics Hardware, pp. 133\u2013137 (August 2004)","DOI":"10.1145\/1058129.1058148"},{"key":"13_CR21","doi-asserted-by":"crossref","unstructured":"Bahn, J.H., Yang, J., Bagherzadeh, N.: Parallel FFT algorithms on network-on-chips. In: Proc. Of the 5th International Conference on Information Technology: New Generations, pp. 1087\u20131093 (April 2008)","DOI":"10.1109\/ITNG.2008.55"},{"key":"13_CR22","doi-asserted-by":"crossref","unstructured":"Kumar, R., Zyuban, V., Tullsen, D.M.: Interconnections in multi-core architectures: understanding mechanism, overheads and scaling. In: Proc. Of the 32nd International Symposium on Computer Architecture (ISCA 2005), pp. 408\u2013419 (June 2005)","DOI":"10.1109\/ISCA.2005.34"},{"key":"13_CR23","doi-asserted-by":"crossref","unstructured":"Cheng, L., Muralimanohar, N., Ramani, K., Balasubramonian, R., Carter, J.B.: Interconnect-Aware Coherence Protocols for Chip Multiprocessors. In: Proc. of the 33rd International Symposium on Computer Architecture (ISCA 2006), pp. 339\u2013351 (2006)","DOI":"10.1109\/ISCA.2006.23"},{"key":"13_CR24","doi-asserted-by":"publisher","first-page":"341","DOI":"10.1007\/s11227-008-0178-0","volume":"45","author":"A. Flores","year":"2008","unstructured":"Flores, A., Aragon, J.L., Acacio, M.E.: An energy consumption characterization of on-chip interconnection networks for tiled CMP architectures. Journal of Supercomputing\u00a045, 341\u2013364 (2008)","journal-title":"Journal of Supercomputing"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-13119-6_13.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T04:24:06Z","timestamp":1740111846000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-13119-6_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642131189","9783642131196"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-13119-6_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010]]}}}